# **Signetics**

# 8X372/8X376 Addressable/Bidirectional I/O Ports

**Product Specification** 

# Military Customer Specific Products

#### **FEATURES**

- Two bidirectional 8-bit busses
- Independent bus operation (userbus priority for data entry)
- User data input synchronous (8X372) or asynchronous (8X376) with respect to MCLK
- Programmed Microcontroller port address
- 3-State TTL outputs with high-drive capabilities
- Power-up to predetermined logic state
- Directly compatible with 8X305
- Single +5V supply
- 0.4", 24-pin Dlp

#### PRODUCT IDENTITY

8X372 Synchronous 3–State bidirectional I/O port with programmed address

8X376 Asynchronous, 3–State, bidirectional I/O port with programmed address

#### PRODUCT DESCRIPTION

Each of these I/O ports is an addressable device designed for use as a bidirectional interface element in systems that use TTL—compatible busses. Typically, these I/O ports are used with the 8X305 Microcontroller and its associated Interface Vector (IV) bus; however, either port can also be used with the 8X300 Microcontroller or an equivalent microprocessor.


As shown in the logic diagram of Figure 1, each I/O port consists of eight identical data latches - bits 0 through 7. These latches are accessed through either of two 8-bit busses - one connected to the Microcontroller (IV bus) and the other to the user system (UD bus). Separate controls are provided for each bus and both busses operate independently, except when both attempt to input data at the same time. In such situations, the user bus always has priority. The data latches are transparent, in that, while either bus is enabled for input, all transitions in input data are propagated to the other bus, if enabled for output.


Both the 8X372 and 8X376 are available with preprogrammed addresses (010 through 255<sub>10</sub>); either device can be fieldprogrammed over the same address range. Input/output operations can begin once the I/O port is selected and appropriate control signals are generated. Port selection is implemented by putting the I/O port address  $(0_{10} - 255_{10})$  on the  $\overline{\text{IV}}$  bus; once selected, the I/O port remains selected until a different "port address" is put on the bus. Thus, software overhead is minimized. Data is accessible on the UD bus at all times. A Master Enable (ME) input, which is typically connected to the Left Bank (CB) or Right Bank (RB) output of the Microcontroller, provides the capability of organizing the TV bus into two separate and independent banks of I/O devices.

#### ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-Pin DIP	8X372/BXA 8X376/BXA

#### **PIN CONFIGURATION**





#### **FUNCTIONAL OPERATION**

#### **UD Bus Control**

As shown in Table 1, the User Data (UD) bus interface is controlled by the UIC and UOC inputs. For the 8X372, data input from the UD bus is written synchronously with MCLK, that is, with UIC low, information is written into the data latches only when MCLK is high. In the case of the 8X378, data input is asynchronous, in that, with UIC low, data is latched in without regard to the level of MCLK. (Note: To avoid the possibility of processor error when using the asynchronous 8X376, the TV bus should not be read during the time the data latches are changing due to user input..) Output drivers on the UD bus are enabled when UOC is low and UIC is high.

#### **IV** Bus Control

Input/output control of the IV bus is shown in Table 2; this bus is controlled by SC, WC, ME, MCLK and the current state of the internal address selection latch. As shown in Table 2. UIC is required to indicate priority of the UD bus for data input operations. The selection latch in the I/O port stores the result of the most recent IV address selection. The latch is set when the internally preprogrammed address of the port matches the address on the IV bus during an address-selection operation (SC = MCLK = High/WC = Low). The latch is cleared when the two 8-bit address patterns are in disagreement. The IV bus can transfer data only when the selection latch is set. As shown in the APPLICATION DIAGRAM, the Microcontroller Left Bank (LB) and Right Bank (RB) outputs can control the ME inputs for two banks of I/O devices, thus, acting as a ninth

Data is written into the data latches of a selected device from the IV bus when WC, MCLK, and UIC are all high and ME is low. To prevent data-input conflicts, inputs from the IV bus are inhibited when UIC is low; under all other conditions, the IV and UD busses operate independently. Output drivers on the IV bus of a selected device are enabled when ME. WC, and SC are all

Table 1. Input/Output Control of UD Bus

ਧਾਟ	υσc	MCLK	FUNCTION OF UD BUS		
			8X372	8X376	
н	L	x	Output data	Output data	
L	×	н	Input data Input data		
L	×	L	Inactive	Input data	
Н	н	х	Inactive	Inactive	

NOTE:

X = Don't care

Table 2. Input/Output Control Of IV Bus

ME	sc	wc	MCLK	ਗਟ	SELECTION	FUNCTION
					LATCH	IV BUS
L	L	L	х	х	Set	Output Data
L	L	н	Н	Н	Set	Input Data
L	Н	L	Н	х	x	Input Address*
L	н	н	н	н	x	Input data and Address*
L	Н	Н	н	L	x	Input Address*
L	X	Н	L	Х	x	Inactive
L	Н	X	L	х	х	Inactive
L	L	Н	Н	Ĺ	х	Inactive
L	L	Х	х	х	Not Set	Inactive
н	Х	×	х	x	x	Inactive

NOTE:

X = Don't care

\* Selection latch is updated

low and the address selection latch is set. With SC and WC both high (Shaded entry of Table 2), the bit pattern present on  $IV\overline{0}-IV\overline{7}$  is interpreted as both input data and  $I\overline{V}$  address. Provided  $UI\overline{C}$  is high, the data is latched into the data latches whether or not the I/O port has been previously selected. If the preprogrammed address of the I/O port matches the bit pattern on  $I\overline{V}\overline{0}=I\overline{V}\overline{7}$  when SC and WC are both high, the selection latch is set; otherwise, it is reset. (Note: The Microcontroller never drives both SC and WC high at the same time.)

#### **Bus Logic Levels**

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note: A logic "1" in Microcontroller software corresponds to a high level on the UD bus even though the TV bus is inverted.) Both the 8X372 and 8X376 wickiup with the address selection latch in the unselected state and all data bits latched at the "logic 1" level (UD bus outputs high if enabled).

# ADDRESS PROGRAMMING AND ADDRESS PROTECT

#### **Programming Procedures**

Both 8X372 and 8X376 can be programmed to respond to any address within a range of 0<sub>10</sub> through 255<sub>10</sub>. In an unprogrammed state, low level (≤ 0.8V) inputs on all IV bus lines (adress 255<sub>10</sub>) will select the device. To program a given address bit to match a high level (≥ 2.0V) input on the corresponding IV pin (a logical "0" to the Microcontroller), the counterpart UD—bus pin must be pulsed according to Table 3 and the following procedures:

Step 1: Set all control inputs to the inactive state—

UIC = UOC = ME = V<sub>CC</sub> and SC = WC = MCLK = GND: leave the UD

and IV bus pins open.


- Step 2: Increase V<sub>CC</sub> to V<sub>CCP</sub>.
- Step 3: After V<sub>CC</sub> has stabilized, apply a single programming pulse (Figure 2) to the user-bus bit that corresponds to the desired high-level fV address bit. The I/O port is programmed from the user bus (UDO UD7) for addressing from the Microcontroller bus (IVO IV7).
- Step 4: Return V<sub>CC</sub> to 0–V. (Note: If the programming of all address bits is completed in less than 1-second V<sub>CC</sub> can remain at 90–V for the required interval of time.)
- Step 5: Steps 1 through 3 are applicable to the programming of each address bit that requires a high-level IV match.
- Step 6: To verify that the address is properly programmed, return V<sub>CC</sub> to +5V, set IVO IV7 to the desired (inverted) binary address pattern, set ME = WC = Low and SC = MCLK = High. If there are no programming errors, subsequent data written from IVO IV7 (WC = High) will appear inverted on UDO UD7.


#### **Address Protect**

After programming the I/O Port, steps should be taken to isolate the address circuits and make

Table 3. Programming Specification

PARAMETERS		LIMITS		UNITS
	Min	Тур	Max	1
V <sub>CCP</sub> — Programming supply voltage:				
Address	8.75	9.0	9.25	v
Protect		0		V
Maximum time V <sub>CCP</sub> > 5.25V			1.0	Sec
Programming voltage:				
Address	8.75	9.0	9.25	V
Protect	8.75		9.25	٧
Programming current:				
Address			5	mA
Protect			50	mA
t, Programming pulse rise time:				
Address	10		100	μs
Protect	10		100	μS
tω — Programming pulse width	0.5		1.0	mS





these circuits permanently immune to further change.

- Step 1: Set V<sub>CC</sub> and all control inputs to 0V  $V_{CC} = \overline{UIC} = \overline{UOC} = \overline{ME} = SC = WC = MCLK = 0V; \overline{IVO} \overline{IV7} = open circuit.$
- Step 2: Taking one pin at a time, apply a protect programming pulse (Figure 3) to each user-bus bit (UD0 – UD7) — refer to Table 3 for Min/Max specifica-

tions pertaining to voltage and cur-

Step 3: Verify that the address circuits for each bit is isolated by applying 9V, in turn, to each user-bus pin (UD0 – UD7) and measuring less than 200 microamperes of input current. (Note: Setup conditions are the same as those in Step 1.)

## Addressable/Bidirectional I/O Ports

8X372/8X376

#### **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Power supply voltage <sup>3</sup>	+7	V <sub>DC</sub>
Vi	Input voltage <sup>3</sup>	+5.5	V <sub>DC</sub>
T <sub>STG</sub>	Storage temperature range	-65 to +150	%

## DC ELECTRICAL CHARACTERISTICS 4.5V $\leq$ V<sub>CC</sub> $\leq$ 5.5V, $-55^{\circ}$ C $\leq$ T<sub>C</sub> $\leq$ +125°C

SYMBOL	PARAMETER	TEST CONDITIONS		UNIT		
			Min	Тур	Max	ĺ
Vcc	Supply voltage		4.5	5	5.5	٧
V <sub>H</sub>	High level input voltage	· · · · · · · · · · · · · · · · · · ·	2.0			>
VL	Low level input voltage				0.8	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = Min; I <sub>I</sub> = -10mA			-1.5	٧
I <sub>H</sub>	High level input current <sup>1</sup>	V <sub>CC</sub> = Max; V <sub>IH</sub> = 2.7V			100	μА
I <sub>IL</sub>	Low level input current <sup>1</sup>	V <sub>CC</sub> = Max; V <sub>II</sub> = 0.5V			-550	μА
V <sub>OL</sub>	Low level output voltage IV Bus (IVO – IV7)	V <sub>CC</sub> = Min; l <sub>OL</sub> = 16mA			0.55	٧
	User Bus (UD0 – UD7)	V <sub>CC</sub> = Min; I <sub>OL</sub> = 24mA			0.55	>
V <sub>OH</sub>	High level output voltage	V <sub>CC</sub> ≈ Min; I <sub>OH</sub> = -3.2mA	2.4		<u> </u>	V
los	Short circuit output current <sup>2</sup> IV bus (IVO - IV7)	V <sub>CC</sub> = Max	-20			mA
	UD bus (UD0 – UD7)	V <sub>CC</sub> = Max	-10		l	mA
Icc	Supply current	V <sub>CC</sub> = Max; ME, UOC ≥ 4.0V			150	mA

#### NOTES:

The input current includes the 3-State leakage current of the output driver on the data lines.
 Only one output may be shorted at a time.
 These limits do not apply during address programming.

## AC ELECTRICAL CHARACTERISTICS 4.5V $_{\leq}$ V $_{CC}$ $_{\leq}$ 5.5V, -55°C $_{\leq}$ T $_{C}$ $_{\leq}$ +125°C

SYMBOL	PARAMETER	REFER	ENCES	TEST CONDITIONS		LIMITS			UNIT
		From	To			Min	Тур	Max	
Pulse Widtl	18:					-			
t <sub>W1</sub>	Clock high	1 MCLK	↓MCLK			30		Ι	ņs
t <sub>W2</sub>	User input control	↓ <del>υιc</del>	ੀਂਗਟ	MCLK = High		35		-	ns
Propagatio	n Delays:								
₩D1	UD propagation delay	UD	Ī∇	MCLK = High SC = WC = ME = UIC =	Low			45	ns
t <sub>PO2</sub>	UD clock delay (8X732 only)	↑MCLK	ⅳ	UD = Stable; SC = WC = ME = UIC =	Low			55	ns
t <sub>PD3</sub>	UD input delay	↓υι <del>c</del>	ⅳ	UD = Stable; MCLK = H SC = WC = ME = Lov	ligh; N			55	ns
t <sub>PD4</sub>	IV data propagation delay	℩℧	UD	MCLK = WC = UIC = H ME = UOC = SC = Lo	igh w			45	ns
t <sub>PD5</sub>	TV data clock delay	↑MCLK	UD	WC = UIC = High; IV = St ME = UOC = SC = Lo	able; w			55	ns
Output Ena	ble Timing:		_				<b></b>		-
t <sub>OE1</sub>	UD output enable	↓uoc	ÜĐ	UIC = High				45	ns
t <sub>OE2</sub>	UD input recovery	1ੇਗਣ	UD	UOC = Low		-		45	ns
t <sub>OE3</sub>	IV data master enable	↑ME	Ī∇	WC = SC = Low				45	ns
t <sub>OE4</sub>	IV data write recovery	↓wc	Ī∇	SC = ME = Low		-		45	ns
toes	IV data select recovery	↓sc	ΙV	SC = ME = Low			<u> </u>	45	ns
Output Dis	able Timing:	•			_				<u> </u>
t <sub>OD1</sub>	UD output disable	↑υσσ	αU	UIC = High				40	ns
tops	UD input override	↓wc	αU	UOC = Low	8X372	_		45	ns
	•	İ			8X376			55	
toos2	IV data master disable	↑ME	ı∇	WC = SC = Low	•		_	40	ns
too42	IV data write override	↑wc	Ī∇	SC = ME = Low			_	40	ns
t <sub>OD5</sub> 2	IV data select override	↑sc	₩	WC = ME = Low				40	ns
Setup Time	*:						·		<u> </u>
ts1	UD clock setup time (8X372 only)	UD	↓MCLK	UIC = Low		15			ns
t <sub>S2</sub>	UD control setup time	UD	ੀਂਗਟ	MCLK = High	MCLK = High				ns
t <sub>S3</sub>	User input control setup time (8X372 only)	↓uic	√MCLK			25			ns
t <sub>S4</sub>	IV data setup time	ī∇	↓MCLK	WC = High or SC = High; ME = Low; UIC = High		15			ns
t <sub>S5</sub> 3	IV master enable setup time	↓ME	↓MCLK	WC = High or SC = High; UIC = High		21			ns
t <sub>S6</sub>	IV write control setup time	1wc	↓MCLK	SC = ME = Low; UIC = I	High	40			ns
t <sub>S7</sub>	IV select control setup time	↑sc	↓MCLK	WC = ME = Low		30			ns

#### AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	REFERENCES		TEST CONDITIONS		LIMITS			UNIT
		From	То			Min	Тур	Max	
Hold Times	:	•							
<b>t</b> 41	UD clock hold time (8X372 only)	↓MCLK	UD	UIC = Low		20			ns
412	UD control hold time	↑uic	UD	MCLK = High	MCLK = High				ns
<b>4</b> нз	User input control hold time (8X372 only)	↓MCLK	1uic			0			ns
44	IV data hold time	↓MCLK	IV	WC = High or SC = High;	25°C	5			ns
		•		ME = Low, UIC = High	Temp	20		<u> </u>	
t <sub>H5</sub> 3	IV master enable hold time	↓MCLK	↑ME	WC = High or SC = High; UIC = High		0			ns
t <sub>H6</sub>	IV write control hold time	JMCLK	↓wc	SC = ME = Low; UIC = High		0			ns
<b>t</b> 417	IV select control	JMCLK	↓sc	WC = ME = Low		0	1		ns

#### NOTES:


- NOTES:

  1. All measurements to the IV bus assumes the address selection latch is set.


  2. These parameters are measured with a capacitive loading of 50pf and represent the output drive turn-off time.

  3. If ME is to be high (inactive) it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port.

#### **AC TEST LOADING CIRCUITS**



#### **TIMING DIAGRAMS**



## Addressable/Bidirectional I/O Ports

#### **APPLICATIONS**

One way of using I/O Ports in a microprocessor-based system is shown in the following application diagram; there are many other ways of implementing I/O functions with these parts, both singularly and in combination. By proper control the UTC and UOC lines, the user can implement bidirectional data transfers, exercise system control, and/or read system status. In

the concept shown here, I/O Port #1 is setup for bidirectional data transfers and I/O Ports #2 and #3, respectively, serve as dedicated output and input devices.

