

Military
Customer Specific Products

FEATURES

- Two bidirectional 8-bit busses
- Independent bus operation (user-bus priority for data entry)
- User data Input synchronous (8X372) or asynchronous (8X376) with respect to MCLK
- Programmed Microcontroller port address
- 3-State TTL outputs with high-drive capabilities
- Power-up to predetermined logic state
- Directly compatible with 8X305
- Single +5V supply
- 0.4", 24-pin DIP

PRODUCT IDENTITY

8X372 Synchronous 3-State bidirectional I/O port with programmed address

8X376 Asynchronous, 3-State, bidirectional I/O port with programmed address.

PRODUCT DESCRIPTION

Each of these I/O ports is an addressable device designed for use as a bidirectional interface element in systems that use TTL-compatible busses. Typically, these I/O ports are used with the 8X305 Microcontroller and its associated Interface Vector (IV) bus; however, either port can also be used with the 8X300 Microcontroller or an equivalent microprocessor.


As shown in the logic diagram of Figure 1, each I/O port consists of eight identical data latches — bits 0 through 7. These latches are accessed through either of two 8-bit busses — one connected to the Microcontroller (IV bus) and the other to the user system (UD bus). Separate controls are provided for each bus and both busses operate independently, except when both attempt to input data at the same time. In such situations, the user bus always has priority. The data latches are transparent, in that, while either bus is enabled for input, all transitions in input data are propagated to the other bus, if enabled for output.

Both the 8X372 and 8X376 are available with preprogrammed addresses (0_{10} through 255_{10}); either device can be field-programmed over the same address range. Input/output operations can begin once the I/O port is selected and appropriate control signals are generated. Port selection is implemented by putting the I/O port address ($0_{10} - 255_{10}$) on the IV bus; once selected, the I/O port remains selected until a different "port address" is put on the bus. Thus, software overhead is minimized. Data is accessible on the UD bus at all times. A Master Enable (ME) input, which is typically connected to the Left Bank (LB) or Right Bank (RB) output of the Microcontroller, provides the capability of organizing the IV bus into two separate and independent banks of I/O devices.

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
24-Pin DIP	8X372/BXA 8X376/BXA

PIN CONFIGURATION



Addressable/Bidirectional I/O Ports

8X372/8X376




Figure 1. Logic Diagram for 8X372/8X376 I/O Ports

Addressable/Bidirectional I/O Ports

8X372/8X376

FUNCTIONAL OPERATION

UD Bus Control

As shown in Table 1, the User Data (UD) bus interface is controlled by the \overline{UIC} and \overline{UOC} inputs. For the 8X372, data input from the UD bus is written synchronously with MCLK, that is, with \overline{UIC} low, information is written into the data latches only when MCLK is high. In the case of the 8X376, data input is asynchronous, in that, with \overline{UIC} low, data is latched in without regard to the level of MCLK. (Note: To avoid the possibility of processor error when using the asynchronous 8X376, the IV bus should not be read during the time the data latches are changing due to user input.) Output drivers on the UD bus are enabled when \overline{UOC} is low and \overline{UIC} is high.

IV Bus Control

Input/output control of the IV bus is shown in Table 2; this bus is controlled by SC, WC, \overline{ME} , MCLK and the current state of the internal address selection latch. As shown in Table 2, \overline{UIC} is required to indicate priority of the UD bus for data input operations. The selection latch in the I/O port stores the result of the most recent IV address selection. The latch is set when the internally preprogrammed address of the port matches the address on the IV bus during an address-selection operation ($SC = MCLK = \text{High}/WC = \text{Low}$). The latch is cleared when the two 8-bit address patterns are in disagreement. The IV bus can transfer data only when the selection latch is set. As shown in the APPLICATION DIAGRAM, the Microcontroller Left Bank (LB) and Right Bank (RB) outputs can control the \overline{ME} inputs for two banks of I/O devices, thus, acting as a ninth address bit.

Data is written into the data latches of a selected device from the IV bus when WC, MCLK, and \overline{UIC} are all high and \overline{ME} is low. To prevent data-input conflicts, inputs from the IV bus are inhibited when \overline{UIC} is low; under all other conditions, the IV and UD busses operate independently. Output drivers on the IV bus of a selected device are enabled when \overline{ME} , WC, and SC are all

Table 1. Input/Output Control of UD Bus

\overline{UIC}	\overline{UOC}	MCLK	FUNCTION OF UD BUS	
			8X372	8X376
H	L	X	Output data	Output data
L	X	H	Input data	Input data
L	X	L	Inactive	Input data
H	H	X	Inactive	Inactive

NOTE:

X = Don't care

Table 2. Input/Output Control Of IV Bus

\overline{ME}	SC	WC	MCLK	\overline{UIC}	SELECTION	FUNCTION
					LATCH	IV BUS
L	L	L	X	X	Set	Output Data
L	L	H	H	H	Set	Input Data
L	H	L	H	X	X	Input Address*
L	H	H	H	H	X	Input data and Address*
L	H	H	H	L	X	Input Address*
L	X	H	L	X	X	Inactive
L	H	X	L	X	X	Inactive
L	L	H	H	L	X	Inactive
L	L	X	X	X	Not Set	Inactive
H	X	X	X	X	X	Inactive

NOTE:

X = Don't care

* Selection latch is updated

low and the address selection latch is set. With SC and WC both high (Shaded entry of Table 2), the bit pattern present on IV0 - IV7 is interpreted as both input data and IV address. Provided \overline{UIC} is high, the data is latched into the data latches whether or not the I/O port has been previously selected. If the preprogrammed address of the I/O port matches the bit pattern on IV0 - IV7 when SC and WC are both high, the selection latch is set; otherwise, it is reset. (Note: The Microcontroller never drives both SC and WC high at the same time.)

Bus Logic Levels

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note: A logic "1" in Microcontroller software corresponds to a high level on the UD bus even though the IV bus is inverted.) Both the 8X372 and 8X376 wickup with the address selection latch in the unselected state and all data bits latched at the "logic 1" level (UD bus outputs high if enabled).

Addressable/Bidirectional I/O Ports

8X372/8X376

ADDRESS PROGRAMMING AND ADDRESS PROTECT

Programming Procedures

Both 8X372 and 8X376 can be programmed to respond to any address within a range of 0₁₀ through 255₁₀. In an unprogrammed state, low level ($\leq 0.8V$) inputs on all IV bus lines (address 255₁₀) will select the device. To program a given address bit to match a high level ($\geq 2.0V$) input on the corresponding IV pin (a logical "0" to the Microcontroller), the counterpart UD-bus pin must be pulsed according to Table 3 and the following procedures:

Step 1: Set all control inputs to the inactive state—
 $UIC = UOC = ME = V_{CC}$ and $SC = WC = MCLK = GND$; leave the UD and IV bus pins open.

Step 2: Increase V_{CC} to V_{CCP} .

Step 3: After V_{CC} has stabilized, apply a single programming pulse (Figure 2) to the user-bus bit that corresponds to the desired high-level IV address bit. The I/O port is programmed from the user bus (UD0 – UD7) for addressing from the Microcontroller bus (IV0 – IV7).

Step 4: Return V_{CC} to 0-V. (Note: If the programming of all address bits is completed in less than 1-second V_{CC} can remain at 90-V for the required interval of time.)

Step 5: Steps 1 through 3 are applicable to the programming of each address bit that requires a high-level IV match.

Step 6: To verify that the address is properly programmed, return V_{CC} to +5V, set IV0 – IV7 to the desired (inverted) binary address pattern, set $ME = WC = Low$ and $SC = MCLK = High$. If there are no programming errors, subsequent data written from IV0 – IV7 ($WC = High$) will appear inverted on UD0 – UD7.

Address Protect

After programming the I/O Port, steps should be taken to isolate the address circuits and make

Table 3. Programming Specification

PARAMETERS	LIMITS			UNITS
	Min	Typ	Max	
V_{CCP} — Programming supply voltage:				
Address	8.75	9.0	9.25	V
Protect		0		V
Maximum time $V_{CCP} > 5.25V$			1.0	Sec
Programming voltage:				
Address	8.75	9.0	9.25	V
Protect	8.75		9.25	V
Programming current:				
Address			5	mA
Protect			50	mA
t_r — Programming pulse rise time:				
Address	10		100	μS
Protect	10		100	μS
t_w — Programming pulse width	0.5		1.0	mS




Figure 2. Address Programming Pulse




Figure 3. Protect Programming Pulse

these circuits permanently immune to further change.

Step 1: Set V_{CC} and all control inputs to 0V. $V_{CC} = UIC = UOC = ME = SC = WC = MCLK = 0V$; IV0 – IV7 = open circuit.

Step 2: Taking one pin at a time, apply a protect programming pulse (Figure 3) to each user-bus bit (UD0 – UD7) — refer to Table 3 for Min/Max specifica-

tions pertaining to voltage and current.

Step 3: Verify that the address circuits for each bit is isolated by applying 9V, in turn, to each user-bus pin (UD0 – UD7) and measuring less than 200 microamperes of input current. (Note: Setup conditions are the same as those in Step 1.)

Addressable/Bidirectional I/O Ports

8X372/8X376

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Power supply voltage ³	+7	V_{DC}
V_I	Input voltage ³	+5.5	V_{DC}
T_{STG}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS $4.5V \leq V_{CC} \leq 5.5V$, $-55^\circ C \leq T_C \leq +125^\circ C$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
V_{CC}	Supply voltage		4.5	5	5.5	V
V_{IH}	High level input voltage		2.0			V
V_{IL}	Low level input voltage				0.8	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{Min}; I_I = -10\text{mA}$			-1.5	V
I_{IH}	High level input current ¹	$V_{CC} = \text{Max}; V_{IH} = 2.7V$			100	μA
I_{IL}	Low level input current ¹	$V_{CC} = \text{Max}; V_{IL} = 0.5V$			-550	μA
V_{OL}	Low level output voltage TV Bus (TV0 - TV7)	$V_{CC} = \text{Min}; I_{OL} = 16\text{mA}$			0.55	V
	User Bus (UD0 - UD7)	$V_{CC} = \text{Min}; I_{OL} = 24\text{mA}$			0.55	V
V_{OH}	High level output voltage	$V_{CC} = \text{Min}; I_{OH} = -3.2\text{mA}$	2.4			V
I_{OS}	Short circuit output current ² TV bus (TV0 - TV7)	$V_{CC} = \text{Max}$	-20			mA
	UD bus (UD0 - UD7)	$V_{CC} = \text{Max}$	-10			mA
I_{CC}	Supply current	$V_{CC} = \text{Max}; \overline{ME}, \overline{UCC} \geq 4.0V$			150	mA

NOTES:

- The input current includes the 3-State leakage current of the output driver on the data lines.
- Only one output may be shorted at a time.
- These limits do not apply during address programming.

Addressable/Bidirectional I/O Ports

8X372/8X376

AC ELECTRICAL CHARACTERISTICS $4.5V \leq V_{CC} \leq 5.5V, -55^{\circ}C \leq T_C \leq +125^{\circ}C$

SYMBOL	PARAMETER	REFERENCES		TEST CONDITIONS	LIMITS			UNIT
		From	To		Min	Typ	Max	
Pulse Widths:								
t_{w1}	Clock high	\uparrow MCLK	\downarrow MCLK		30			ns
t_{w2}	User input control	\downarrow UIC	\uparrow UIC	MCLK = High	35			ns
Propagation Delays:								
t_{PD1}	UD propagation delay	UD	IV	MCLK = High SC = WC = ME = UIC = Low			45	ns
t_{PD2}	UD clock delay (8X732 only)	\uparrow MCLK	IV	UD = Stable; SC = WC = ME = UIC = Low			55	ns
t_{PD3}	UD input delay	\downarrow UIC	IV	UD = Stable; MCLK = High; SC = WC = ME = Low			55	ns
t_{PD4}	IV data propagation delay	IV	UD	MCLK = WC = UIC = High ME = UOC = SC = Low			45	ns
t_{PD5}	IV data clock delay	\uparrow MCLK	UD	WC = UIC = High; IV = Stable; ME = UOC = SC = Low			55	ns
Output Enable Timing:								
t_{OE1}	UD output enable	\downarrow UOC	UD	UIC = High			45	ns
t_{OE2}	UD input recovery	\uparrow UIC	UD	UOC = Low			45	ns
t_{OE3}	IV data master enable	\downarrow ME	IV	WC = SC = Low			45	ns
t_{OE4}	IV data write recovery	\downarrow WC	IV	SC = ME = Low			45	ns
t_{OE5}	IV data select recovery	\downarrow SC	IV	SC = ME = Low			45	ns
Output Disable Timing:								
t_{OD1}	UD output disable	\uparrow UOC	UD	UIC = High			40	ns
t_{OD2}	UD input override	\downarrow WC	UD	UOC = Low	8X372		45	ns
					8X376		55	
t_{OD3}^2	IV data master disable	\uparrow ME	IV	WC = SC = Low			40	ns
t_{OD4}^2	IV data write override	\uparrow WC	IV	SC = ME = Low			40	ns
t_{OD5}^2	IV data select override	\uparrow SC	IV	WC = ME = Low			40	ns
Setup Times:								
t_{S1}	UD clock setup time (8X372 only)	UD	\downarrow MCLK	UIC = Low	15			ns
t_{S2}	UD control setup time	UD	\uparrow UIC	MCLK = High	25			ns
t_{S3}	User input control setup time (8X372 only)	\downarrow UIC	\downarrow MCLK		25			ns
t_{S4}	IV data setup time	IV	\downarrow MCLK	WC = High or SC = High; ME = Low; UIC = High	15			ns
t_{S5}^3	IV master enable setup time	\downarrow ME	\downarrow MCLK	WC = High or SC = High; UIC = High	21			ns
t_{S6}	IV write control setup time	\uparrow WC	\downarrow MCLK	SC = ME = Low; UIC = High	40			ns
t_{S7}	IV select control setup time	\uparrow SC	\downarrow MCLK	WC = ME = Low	30			ns

Addressable/Bidirectional I/O Ports

8X372/8X376


AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	REFERENCES		TEST CONDITIONS	LIMITS			UNIT	
		From	To		Min	Typ	Max		
Hold Times:									
t _{H1}	UD clock hold time (8X372 only)	↓MCLK	UD	UTC = Low		20			ns
t _{H2}	UD control hold time	↑UTC	UD	MCLK = High		10			ns
t _{H3}	User input control hold time (8X372 only)	↓MCLK	↑UTC			0			ns
t _{H4}	IV data hold time	↓MCLK	IV	WC = High or SC = High;	25°C	5			ns
				ME = Low, UTC = High	Temp	20			
t _{H5} ³	IV master enable hold time	↓MCLK	↑ME	WC = High or SC = High; UTC = High		0			ns
t _{H6}	IV write control hold time	↓MCLK	↓WC	SC = ME = Low; UTC = High		0			ns
t _{H7}	IV select control	↓MCLK	↓SC	WC = ME = Low		0			ns

NOTES:

1. All measurements to the IV bus assumes the address selection latch is set.
2. These parameters are measured with a capacitive loading of 50pf and represent the output drive turn-off time.
3. If ME is to be high (inactive) it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port.


AC TEST LOADING CIRCUITS



Addressable/Bidirectional I/O Ports

8X372/8X376

TIMING DIAGRAMS



Addressable/Bidirectional I/O Ports

8X372/8X376

APPLICATIONS

One way of using I/O Ports in a microprocessor-based system is shown in the following application diagram; there are many other ways of implementing I/O functions with these parts,

both singularly and in combination. By proper control the \overline{UTC} and \overline{UOC} lines, the user can implement bidirectional data transfers, exercise system control, and/or read system status. In

the concept shown here, I/O Port #1 is setup for bidirectional data transfers and I/O Ports #2 and #3, respectively, serve as dedicated output and input devices.

