# SDRAM AS4SD8M16

Austin Semiconductor, Inc.

### 8M x 16 SDRAM SYNCHRONOUS DRAM MEMORY

#### FEATURES

- Single 3.3V Power Supply
- Fully Synchronous to positive Clock Edge
- SDRAM CAS Latency = 2 (66 MHz), 3 (75 MHz or 83 MHz)
- Burst Operation
   Sequential or Interleave
   Burst length = programmable 1, 2, 4, 8 or full page
   Burst Read and Write
   Multiple Burst Read and Single Write
- DATA Mask Control per byte
- Auto Refresh (CBR) and Self Refresh 4096 refresh cycles across 64ms
- Automatic and Controlled Precharge Commands
- Suspend Mode and Power Down Mode

OPTIONS	MARKING
• Timing 12ns access	-12
• Package(s)•	


I achage(b)		
Plastic 54-pin TSOP	DG	No. 901

#### **GENERAL DESCRIPTION**

The AS4SD8M16 is a synchronous, high data rate, 134,217,728 bit DRAM organized as 4 x 2,097,152 words x 16 bits. The synchronous design allows precise cycle control with the use of system clock, I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

The AS4SD8M16 comes in a 54 pin TSOP package and is tested over the industrial temp range (-40°C to +85°C) providing a solution for rugged main memory applications.

#### For more products and information please visit our web site at www.austinsemiconductor.com



#### PIN DESCRIPTION

CLK	Clock Input
CKE	Clock Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
CE\	Chip Select
A0-A11	Address Inputs
BA0, BA1	Bank Select Address
DQ0-DQ15	Data Input/Output
L(U)DQM	Data Input/Output Mask
V <sub>CC</sub>	Power (3.3V)
V <sub>CCQ</sub>	Data Output Power
V <sub>ss</sub>	Ground
V <sub>ssq</sub>	Data Output Ground

# INPUT/OUTPUT FUNCTIONAL DESCRIPTION

SYMBOL	TYPE	SIGNAL	POLARITY	FUNCTION
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode.
CE	Input	Pulse	Active Low	CE disable or enable device operation by masking or enabling all inputs except CK0, CKE and DQM.
RAS, CAS, WE	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS, RAS, WE define the operation to be executed by the SDRAM.
BA0,BA1	Input	Level		Selects which SDRAM bank is to be active.
				During a Bank Activate command cycle, A0-A11 defines the row address (RA0-RA11) when sampled at the rising clock edge.
A0-A11, A10/AP	Input	Level		During a Read or Write command cycle, A0-A7 defines the column address (CA0-CA7) when sampled at the rising edge of the clock. In additions to the row address, A10/AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycles. If A10/AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10/AP is low, autoprecharge is disabled.
				During a Precharge command cycle, A10/AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If A10/AP is high, all banks will be precharged regardless of the state of BA0, BA1. If A10/AP is low, then BA0, BA1 is used to define which bank to precharge.
DQ0-DQ15	Input Output	Level		Data Input/Output are multiplexed on the same pins.
L(U)DQM	Input	Pulse	Mask Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like and output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the Write operation if DQM is high.
VDD, VSS	Supply			Power and ground for the input buffers and the core logic.
VDDQ, VSSQ	Supply			Isolated power and ground for the output buffers to improve noise immunity.

ASI



SDRAM AS4SD8M16

#### **ABSOLUTE MAXIMUM RATINGS**\*

1.0V to +4.6V
1.0V to +4.6V
1.0V to +4.6V
$\dots$ -40°C to +85°C
$\dots$ -55°C to +125°C
50mA
1.0 W

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **RECOMMENDED DC OPERATING CHARACTERISTICS**

Voltage referenced to VSS = 0V,  $T_A = -40^{\circ}C$  to +85°C

SYMBOL	PARAMETER		RATI	NG	UNITS	NOTES	
STWBOL	FARAMETER	Min.	Тур.	Max.	UNITS	NOTES	
VDD	Supply Voltage	3.0	3.3	3.6	V		
V <sub>IH</sub>	Input High Voltage	2.0	3.0	VDD + 0.3	V		
V <sub>IL</sub>	Input Low Voltage	-0.3		0.8	V		
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>он</sub> = -2mА	
V <sub>OL</sub>	Output Low Voltage			0.4	V	$I_{OL} = 2mA$	
IIL	Input Leakage Voltage	-5		5	μA		
I <sub>OL</sub>	Output Leakage Voltage	-5		5	μA		

## CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1MHz, VDD = 3.3V \text{ to } 3.6V)$ 

SYMBOL	PARAMETER	TYP	MAX	UNITS	NOTES
C <sub>I1</sub>	Input Capacitance (A0-A12, BA)		4	рF	
C <sub>I2</sub>	Input Capacitance (CLK, CKE, RAS, CAS, WE, CE, DQM)		4	pF	
C <sub>out</sub>	Input/Output Capacitance (DQ0-DQ71)		5	pF	



### **OPERATING CURRENT CHARACTERISTICS**

ASI

PARAMETER	SYMBOL	TEST CONDITION	-12	UNITS	NOTES
Operating Current (One Bank Active)	I <sub>CC1</sub>	Burst Length = 1 t <sub>rc≥trc</sub> (MIN)	125	mA	
Operating Current (Burst Mode)	I <sub>CC4</sub>	Page Burst, 2 banks active t <sub>ccd</sub> = 2 clocks	165	mA	
	I <sub>CC2</sub> P	$CKE \leq V_{IL}(MAX)$ , $t_{CK} = 15ns$	2	mA	
Precharge Standby Current in Power Down Mode	I <sub>CC2</sub> PS	CKE, CLK <u>&lt;</u> V <sub>IL</sub> (MAX) t <sub>CK</sub> = Infinity, inputs stable	2	mA	
Dracharge Standby Current in Nan	I <sub>CC1</sub> N	CKE <u>≺</u> V <sub>IH</sub> , t <sub>CK</sub> = 15ns Input Chagne every 30ns	50	mA	
Precharge Standby Current in Non- Power Down Mode	I <sub>CC1</sub> NS	CKE <u>≥</u> V <sub>IH</sub> (MIN) t <sub>CK</sub> = Infinity No Input Change	35	mA	
Active Standby Current in Power Down	I <sub>CC3</sub> P	CKE <u>&lt;</u> V <sub>IL</sub> (MAX), t <sub>CK</sub> = 15ns	12	mA	
Mode	I <sub>CC3</sub> PS	$CKE \leq V_{IL}(MAX), t_{CK} = Infinity$	12	mA	
	I <sub>CC2</sub> N	CKE <u>≤</u> V <sub>IH</sub> , t <sub>CK</sub> = 15ns Input Chagne every 30ns	30	mA	
Active Standby Current in Non-Powe Down Mode	I <sub>CC2</sub> NS	CKE <u>≥</u> V <sub>IH</sub> (MIN) t <sub>CK</sub> = Infinity No Input Change	20	mA	
Refresh Current	I <sub>CC5</sub>	t <sub>rc≥</sub> t <sub>rc</sub> (MIN)	210	mA	2
Self Refresh Current	I <sub>CC6</sub>	CKE <u>&lt;</u> 0.2V	3	mA	

## **RECOMMENDED AC OPERATING CHARACTERISTICS**

SAMDOL	SYMBOL PARAMETER		-	12	UNITS	NOTES	
STWDUL	FARA		MIN	MAX		NUTES	
t <sub>cc</sub>	Clock cycle time	CAS Latency = 3	12	1000	ns	1	
	-	CAS Latency = 2	15	1000			
t <sub>SAC</sub>	Clock to valid Output	t delay		8	ns	1,2	
t <sub>OH</sub>	Output data hold time	е	3		ns	2	
t <sub>CH</sub>	Clock high pulse wid	th	4.0		ns	3	
t <sub>CL</sub>	Clock low pulse widtl	า	4.0		ns	3	
t <sub>SS</sub>	Input set-up time		3		ns	3	
t <sub>SH</sub>	Input hold time		1		ns	3	
t <sub>SLZ</sub>	CLK to output Low-Z		1		ns	2	
t <sub>SHZ</sub>	CLK to output High-Z			8	ns		
t <sub>RRD</sub>	Row active to row active delay		24		ns	4	
t <sub>RCD</sub>	RAS\ to CAS\ delay		26		ns	4	
t <sub>RP</sub>	Row precharge time		26		ns	4	
t <sub>RAS</sub>	Row active time		60	100,000	ns	4	
t <sub>RC</sub>	Row cycle time (ope	ration)	90		ns	4	
t <sub>RFC</sub>	Row cycle time (auto	refresh)	90		ns	4,8	
t <sub>CDL</sub>	Last data in to new c	olumn address delay	1		CLK	5	
t <sub>RDL</sub>	Last data in to row precharge		1		CLK	5	
t <sub>BDL</sub>	Last data in to burst stop		1		CLK	5	
t <sub>CCD</sub>	Column address to column address delay		1		CLK	6	
	Number of Valid	CAS Latency = 3	2		ea	7	
	output data	CAS Latency = 2	1		Ca	I	

#### NOTES:

1) Parameters depend on programmed CAS latency.

2) If clock rise item is longer then 1ns,  $(t_{rise}/2-0.5)$ ns should be added to the parameter.

3) Assumed input rise and fall time = 1ns. If  $t_{rise}$  or  $t_{fall}$  are longer than 1ns.  $((t_{rise} + t_{fall})/2)$ -1ns should be added to the parameter.

4) The minimum number of clock cycles required is determined by dividing the minimum time required by the clock cycle time and then rounding up to the higher integer.

5) Minimum delay is required to complete write.

6) All devices allow every cycle column address changes

7) In case of row precharge interrupt, auto precharge and read burst stop.

8) A new command may be given  $t_{RFC}$  after self refresh exit.



## **REFRESH CYCLE PARAMETERS**

SYMBOL	PARAMETER	-1	2	UNITS	NOTES
	PARAIVIETER	MIN	MAX	UNITS	NULES
t <sub>REF</sub>	Refresh Period		64	ms	1,2
t <sub>SREX</sub>	Self Refresh Exit Time	t <sub>RFC</sub>		ns	3

#### NOTES:

1) 4,096 cycles

2) Any time that the Refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be to "wake-up" the device.

3) The self refresh in exited by restarting the external clock and then asserting CKE high. This must be followed by NOPs for a minimum time of  $t_{RFC}$  before the SDRAM reaches idle state to begin normal operation.

### **CLOCK FREQUENCY AND LATENCY PARAMETERS**

(units in number of clocks)

Frequency	CAS	t <sub>RC</sub>	t <sub>RAS</sub>	t <sub>RP</sub>	t <sub>RRD</sub>	t <sub>RCD</sub>	t <sub>CCD</sub>	t <sub>CDL</sub>	t <sub>RDL</sub>
riequeney	Latency	90ns	60ns	26ns	24ns	26ns	12ns	12ns	12ns
83MHz (12ns)	3	8	5	3	2	3	1	1	1
75MHz (12ns)	3	7	5	2	2	2	1	1	1
66MHz (15ns)	2	6	4	2	2	2	1	1	1

# SDRAM AS4SD8M16

Austin Semiconductor, Inc.

## COMMAND TRUTH TABLE

	Cł	٢E								A12, A11,	
FUNCTION		CURRENT	CE	RAS	CAS	WE	DQM	BA	A10/AP	A12, A11, A9-A0	NOTES
	CYCLE	CYCLE									
Mode Register Set	H	Х	L	L	L	L	Х		OP C	ode	
Auto (CBR) Refresh	Н	Н	L	L	L	Н	Х	Х	Х	Х	
Entry Self Refresh	Н	L	L	L	∟	Н	Х	Х	Х	Х	
Single Bank Precharge	Н	Х	L	L	Н	L	Х	BA	L	Х	2
Precharge all Banks	Н	Х	L	L	Н	L	Х	Х	Н	Х	
Bank Activate	Н	Х	L	L	Н	Н	Х	BA	Row	Address	2
Write	Н	Х	L	Н	L	L	Х	BA	L	Column	2
Write with Auto-Precharge	Н	Х	L	Н	L	L	Х	ΒA	Н	Column	2
Read	Н	Х	L	Н	L	Н	Х	BA	L	Column	2
Read with Auto-Precharge	Н	Х	L	Н	L	Н	Х	ΒA	Н	Column	2
Burst Termination	Н	Х	L	Н	Н	L	Х	Х	Х	Х	3
No Operation	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	
Device Deselect	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	
Clock Suspend/Standby Mode	L	Х	Х	Х	Х	Х	Х	Х	Х	Х	4
Data Write/Output Enable	Н	Х	Х	Х	Х	Х	L	Х	Х	Х	5
Data Mask/Output Disable	Н	Х	Х	Х	Х	Х	Н	Х	Х	Х	5
Power Down Mode Entry	Х	L	Н	Х	Х	Х	Х	Х	Х	Х	6
Power Down Mode Exit	Х	Н	Н	Х	Х	Х	Х	Х	Х	Х	6

#### NOTES:

1) All of the SDRAM operations are defined by states of CE, WE, RAS, CAS, and DQM at the positive rising edge of the clock.

2) Bank Select (BA), if BA0, BA1 = 0,0 then bank A is selected; if BA0, BA1 = 1,0 then bank B is selected; if BA0, BA1 = 0,1 then bank C is selected; if BA0, BA1 = 1,1 then bank D is selected, respectively.

3) During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.

4) During normal access mode, CKE is held high and CLK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.

5) The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).

6) All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not preform any Refresh operations, therefore the device can't remain in this mode longer than the Refresh period  $(t_{REF})$  of the device. One clock delay is required for mode entry and exit.

# **SDRAM** AS4SD8M16

Austin Semiconductor, Inc.

### **CLOCK ENABLE (CKE0) TRUTH TABLE**

AS

CURRENT	CK				CON	<u>IMA</u> N	ID_			NOTES
STATE	PREVIOUS CYCLE	CURRENT CYCLE	CE	RAS	CAS	WE	BA	A12-A0	ACTION	
	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	1
Self Refresh	L	Н	Н	х	х	х	х	Х	Exit Self Refresh with Device Deselect	2
	L	Н	L	Н	Н	н	х	Х	Exit Self Refresh with No Operation	2
	L	Н	L	Н	Н	L	Х	Х	ILLEGAL	2
	L	Н	L	Н	L	Х	Х	Х	ILLEGAL	2
	L	Н	L	L	Х	Х	Х	Х	ILLEGAL	2
	L	L	Х	Х	Х	Х	Х	Х	Maintain Self Refresh	
	Н	Х	Х	Х	Х	Х	Х	Х	INVALID	1
Power	L	Н	Н	х	х	х	х	Х	Power Down mode exit, all banks idle	2
Down	L	Н	L	Х	Х	Х	Х	Х	ILLEGAL	2
	L	L	Х	Х	Х	Х	Х	Х	Maintain Power Down Mode	
	Н	Н	н	Х	Х	Х			Refer to the Idle State section	3
	Н	Н	L	Н	Х	Х			of the Current State Truth	3
	Н	Н	L	L	Н	Х			Table	3
	Н	Н	L	L	L	Н	Х	Х	CBR Refresh	
	Н	Н	L	L	L	L	O	P Code	Mode Register Set	4
All Banks Idle	Н	L	Н	Х	Х	Х			Refer to the Idle State section	3
	Н	L	L	Н	Х	Х			of the Current State Truth	3
	Н	L	L	L	Н	Х			Table	3
	Н	L	L	L	L	Н	Х	Х	Entry Self Refresh	4
	Н	L	L	L	L	L	O	Code	Mode Register Set	
	L	Х	Х	Х	Х	Х	Х	Х	Power Down	4
Any State Other Than Listed	Н	Н	х	х	х	х	х	Х	Refer to operations in the Current State Truth Table	
	Н	L	Х	Х	Х	х	х	Х	Begin Clock Suspend next cycle	5
Above	L	Н	Х	Х	х	Х	х	Х	Exit Clock Suspend next cycle	
	L	L	Х	Х	Х	Х	Х	Х	Maintain Clock Suspend	

#### **NOTES:**

1) For the given Current State CKE must be low in the previous cycle.

2) When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE

 $(t_{CKS})$  must be satisfied before any command other than Exit is issued.

3) The address inputs (A12-A0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more information.

4) The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.

5) Must be a legal command as defined in the Current State Truth Table.

AS4SD8M16 Rev. 1.0 3/00



## CURRENT STATE TRUTH TABLE

CURRENT					С	OMMAND			
STATE	CE	RAS	CAS	WE	ВА	A12, A11 A10/AP-A0	Description	ACTION	NOTES
	L	L	L	L		OP Code	Mode Register Set	Set the Mode Register	1
	L	L	L	Н	Х	Х	Auto or Self Refresh	Start Auto or Self Refresh	2
	L	L	Н	L	Х	Х	Precharge	No Operation	2
	L	L	Н	Н	BA	Row Address	Bank Activate	Activate the specified bank and row	2
Idle	L	н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	2
	L	Н	L	Н	BA	Column	Read w/o Precharge	ILLEGAL	2
	L	н	Н	L	Х	Х	Burst Termination	No Operation	
	L	н	Н	Н	Х	Х	No Operation	No Operation	1
	Н	х	х	Х	Х	Х	Device Deselect	No Operation or Power Down	2
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	2
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	Precharge	3
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	3
Row Active	L	н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	3
	L	н	L	Н	BA	Column	Read	Start Read; Determine if Auto Precharge	
	L	Н	Н	L	Х	Х	Burst Termination	No Operation	4
	L	н	Н	Н	Х	Х	X No Operation No Operatio		3
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation	3
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	3
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	4
	L	L	н	L	Х	Х	Precharge	Terminate Burst; Start the Precharge	
	L	L	Н	Н	BA	Row Address	Bank Activate	Power Down	4
Read	L	н	L	L	BA	Column	Write	Terminate Burst; Start the Write Cycle	
	L	н	L	Н	BA	Column	Read	Terminate Burst; Start a new Read Cycle	5
	L	Н	Н	L	Х	Х	Burst Termination	Terminate the Burst	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	

## **CURRENT STATE TRUTH TABLE (Continued)**

ASI

CURRENT					C				
STATE	CE	RAS	CAS	WE	BA	A12, A11 A10/AP-A0	Description	ACTION	NOTES
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	н	L	Х	х	Precharge	Terminate Burst; Start the Precharge	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Write	L	Н	L	L	BA	Column	Write	Terminat Burst; Start a new Write Cycle	8, 9
	L	н	L	Н	BA	Column	Read	Terminate Burst; Start the Read Cycle	8, 9
	L	Н	Н	L	Х	Х	Burst Termination	Terminate the Burst	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	х	х	Х	х	Х	Device Deselect	Continue the Burst	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
Read with	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Auto	L	Н	L	L	BA	Column	Write	ILLEGAL	
Precharge	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	H	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	X Precharge ILLEGAL		ILLEGAL	4
Write with	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Auto	L	Н	L	L	BA	Column	Write	ILLEGAL	
Precharge	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	

## **CURRENT STATE TRUTH TABLE (Continued)**

AS

CURRENT					C				
STATE	CE	RAS	CAS	WE BA A12, A11 A10/AP-A0		A12, A11 A10/AP-A0	Description	ACTION	NOTES
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	х	Precharge	No Operation; Bank(s) idle after t <sub>RP</sub>	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Precharging	L	Н	L	L	BA	Column	Write	ILLEGAL	4
	L	Н	L	Н	BA	Column	Read	ILLEGAL	4
	L	Н	Н	L	Х	х	Burst Termination	No Operation; Bank(s) idle after t <sub>RP</sub>	
	L	Н	Н	Н	Х	х	No Operation	No Operation; Bank(s) idle after $t_{RP}$	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Bank(s) idle after t <sub>RP</sub>	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4, 10
Row	L	Н	L	L	BA	Column	Write	ILLEGAL	4
Activating	L	Н	L	Н	BA	Column	Read	ILLEGAL	4
5	L	Н	Н	L	Х	х	Burst Termination	No Operation; Bank(s) idle after t <sub>RCD</sub>	
	L	Н	Н	Н	Х	х	No Operation	No Operation; Bank(s) idle after t <sub>RCD</sub>	
	н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Bank(s) idle after t <sub>RCD</sub>	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Write	L	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	9
Recovering	L	Н	L	Н	BA	Column	Read	Start Read; Determine if Auto Precharge	9
	L	Н	Н	L	Х	х	Burst Termination	No Operation; Bank(s) idle after t <sub>DPL</sub>	
	L	Н	Н	Н	Х	х	No Operation	No Operation; Bank(s) idle after t <sub>DPL</sub>	
	Н	х	х	Х	Х	Х	Device Deselect	No Operation; Bank(s) idle after t <sub>DPL</sub>	

## CURRENT STATE TRUTH TABLE (Continued)

AS

CURRENT					С	OMMAND			
STATE	CE	CE RAS CA		WE	BA	A12, A11 A10/AP-A0	Description	ACTION	NOTES
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Write Recovering	L	Н	L	L	BA	Column	Write	ILLEGAL	4, 9
with Auto	L	Н	L	Н	BA	Column	Read	ILLEGAL	4, 9
Precharge	L	Н	Н	L	Х	х	Burst Termination	No Operation; Bank(s) idle after t <sub>DPL</sub>	
	L	Н	Н	Н	Х	х	No Operation	No Operation; Bank(s) idle after t <sub>DPL</sub>	
	Н	Х	Х	Х	Х	х	Device Deselect	No Operation; Bank(s) idle after t <sub>DPL</sub>	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	L	н	Н	BA	Row Address	Bank Activate	ILLEGAL	
	L	Н	L	L	BA	Column	Write	ILLEGAL	
Refreshing	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	х	Burst Termination	No Operation; Bank(s) idle after t <sub>RC</sub>	
	L	Н	Н	Н	Х	х	No Operation	No Operation; Bank(s) idle after t <sub>RC</sub>	
	Н	Х	Х	Х	Х	х	Device Deselect	No Operation; Bank(s) idle after t <sub>RC</sub>	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
Mode Register	L	Н	L	L	BA	Column	Write	ILLEGAL	
Register Accessing	L	Н	L	Н	BA	Column	Read	ILLEGAL	
5	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	х	No Operation	No Operation; Idle after two clock cycles	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after two clock cycles	

#### NOTES ON FOLLOWING PAGE.



#### NOTES:

1) CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the command is being applied to.

2) All Banks must be idle otherwise it is an illegal action.

3) If CKE is active (high) the SDRAM starts the Auto (CBR) Refresh operation, if CKE is inactive (low) then the Self Refresh mode is entered.

4) The Current State refers only to one of the banks, if BA0, BA1 selects this bank then the action is illegal. If BA0, BA1

selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank. 5) If CKE is inactive (low) then the Power Down mode is entered, otherwise there is a No Operation.

6) The minimum and maximum Active time  $(t_{RAS})$  must be satisfied.


7) The RAS to CAS Delay ( $t_{RCD}$ ) must occur before the command is given.

8) Address A10 is used to determine if the Auto Precharge function is activated.


9) The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.

10) The command is illegal if the minimum bank to bank delay time  $(t_{RRD})$  is not satisfied.

# **MECHANICAL DEFINITIONS\*** ASI Case #901 (Package Designator DG)



<sup>\*</sup>All measurements are in inches (millimeters), <u>MAX</u> unless noted otherwise. Package width and length do not include mold protrusion (0.25mm allowable per side). MIN



# **ORDERING INFORMATION**

EXAMPLE: AS4SD8M16DG-12/IT

Device Number	Package Type	Speed ns	Process	
AS4SD8M16	DG	- 12	/*	

#### \*AVAILABLE PROCESSES

IT = Industrial Temperature Range

-40°C to +85°C