


- >> 8192 by 40 bit CREG/CRAM
- >> General purpose pipeline register combined with a serial scan register and fast static RAM
- >> Commonly used as a Writable Control Store
- >> Word width expandable using multiple modules
- >> Compact ZIP I/O lead format
- >> TTL compatible I/Os
- >> Uses single +5V power supply



8192 BY 40 BIT HIGH SPEED CREG/CRAM MODULE


DESCRIPTION:

The AEPSZ8K40/818 is an 8 kilobytes by 40 bit wide Control Register/Control RAM (CREG/CRAM) module. Its purpose is to combine Writable Control Store (WCS) static RAM and a pipeline register in space-savings module form. Physically it consists of five high speed 8K x 8 static RAM ICs, five 818-type serial scan register ICs, and five 0.18 microfarad decoupling capacitors surface mounted on an FR4 PC material substrate. I/O is provided through 73 pins in a ZIP format.

The devices are organized with the 40 I/Os of the RAM connected to the D input/output ports of the 818s. The 40 Y output ports of the 818s are brought out individually to form the general purpose parallel pipeline register. The serial data-in and serial data-out pins of the 818s are chained to form the 40 bit serial data shadow register, creating one serial input and one serial output for the module as a whole. The register mode control input, the serial shift clock (DCLK), the parallel data clock (PCLK), and the register output enable input are connected in common to all 818 ICs. Similarly, the address lines and memory control inputs are bus organized across all memory devices on board.

SPECIFICATION DRAWING

73 PINS TOTAL IN TWO ROWS



ADVANCED ELECTRONIC PACKAGING

PIN CONFIGURATION (TOP VIEW)

8Kx40 LINE CREG/CRAM MODULE
FUNCTIONAL DIAGRAM

PIN #s	
SDI -- 1	2 -- WE _M *
OE _M * -- 3	4 -- A ₀
Y ₀ -- 5	6 -- Y ₁
Y ₂ -- 7	8 -- Y ₃
Y ₄ -- 9	10 -- Y ₅
Y ₆ -- 11	12 -- Y ₇
A ₁ -- 13	14 -- A ₂
A ₃ -- 15	16 -- A ₄
A ₅ -- 17	18 -- A ₆
A ₇ -- 19	20 -- Y ₈
Y ₉ -- 21	22 -- Y ₁₀
Y ₁₁ -- 23	24 -- Y ₁₂
Y ₁₃ -- 25	26 -- Y ₁₄
Y ₁₅ -- 27	28 -- A ₈
GND -- 29	30 -- VCC
GND -- 31	32 -- VCC
GND -- 33	34 -- A ₉
Y ₁₆ -- 35	36 -- Y ₁₇
Y ₁₈ -- 37	38 -- Y ₁₉
Y ₂₀ -- 39	40 -- Y ₂₁
Y ₂₂ -- 41	42 -- Y ₂₃
A ₁₀ -- 43	44 -- VCC
GND -- 45	46 -- VCC
GND -- 47	48 -- MODE
A ₁₁ -- 49	50 -- Y ₂₄
Y ₂₅ -- 51	52 -- Y ₂₆
Y ₂₇ -- 53	54 -- Y ₂₈
Y ₂₉ -- 55	56 -- Y ₃₀
Y ₃₁ -- 57	58 -- NC
PCLK -- 59	60 -- DCLK
OE _R * -- 61	62 -- CS _{2M}
CS _{1M} * -- 63	64 -- A ₁₂
Y ₃₂ -- 65	66 -- Y ₃₃
Y ₃₄ -- 67	68 -- Y ₃₅
Y ₃₆ -- 69	70 -- Y ₃₇
Y ₃₈ -- 71	72 -- Y ₃₉
SDO -- 73	

*ACTIVE WHEN LOW

