

### PRELIMINARY INFORMATION

#### Description

The  $\mu$ PB100474A is a very high-speed 100K interface ECL RAM. It is organized as 1K words by 4 bits with noninverted, open emitter outputs and full voltage and temperature compensation. The device is packaged in a 24-pin cerdip or flatpack.


#### Features

- 1K-word bx 4-bit organization
- 100K ECL interface
- Full voltage and temperature compensation
- Open emitter outputs (noninverted)
- Fast access times
- 24-pin cerdip and flatpack packaging

#### Ordering Information


| Part Number        | Access Time (max) | Supply Current (min) | Package                 |
|--------------------|-------------------|----------------------|-------------------------|
| $\mu$ PB100474AB-5 | 5 ns              | -250 mA              | 24-pin ceramic flatpack |
| AB-7               | 7 ns              |                      |                         |
| $\mu$ PB100474AD-5 | 5 ns              | -250 mA              | 24-pin cerdip           |
| AD-7               | 7 ns              |                      |                         |

#### Block Diagram




#### Pin Configurations

##### 24-Pin Cerdip



##### 24-Pin Ceramic Flatpack



### Pin Identification

| Symbol                           | Function  |
|----------------------------------|---|
| A <sub>0</sub> -A <sub>3</sub>   | Address inputs                                  |
| DI <sub>1</sub> -CI <sub>4</sub> | Data inputs                                     |
| DO <sub>1</sub> -DO <sub>4</sub> | Data outputs                                    |
| WE                               | Write enable                                    |
| CS                               | Chip select                                     |
| V <sub>CC</sub>                  | Power supply (current switches and bias driver) |
| V <sub>CCA</sub>                 | Power supply (output devices)                   |
| V <sub>EE</sub>                  | -4.5-volt power supply                          |
| NC                               | No connection                                   |

### Absolute Maximum Ratings

|  |                           |
|--|---------------------------|
| Supply voltage, V <sub>EE</sub> to V <sub>CC</sub> | -7.0 to +0.5 V            |
| Input voltage, V <sub>IN</sub>                     | V <sub>EE</sub> to +0.5 V |
| Output current, I <sub>OUT</sub>                   | -30 to +0.1 mA            |
| Storage temperature, T <sub>STG</sub>              | -65 to +150°C             |
| Under bias, T <sub>STG</sub> (Bias)                | -55 to +125°C             |

**Comment:** Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

### Truth Table

| CS | WE | D <sub>IN</sub> | Output           | Mode         |
|----|----|-----------------|------------------|--------------|
| H  | X  | X               | L                | Not selected |
| L  | L  | L               | L                | Write 0      |
| L  | L  | H               | L                | Write 1      |
| L  | H  | X               | D <sub>OUT</sub> | Read         |

**Notes:**

(1) X = don't care.

### DC Characteristics

T<sub>A</sub> = 0 to +85°C; V<sub>EE</sub> = -4.5 V; output load = 50 Ω to -2.0 V; V<sub>CC</sub> = V<sub>CCA</sub> = 0 V

| Parameter                      | Symbol           | Limits |     |       | Unit | Test Conditions  |
|--------------------------------|------------------|--------|-----|-------|------|--|
|                                |                  | Min    | Typ | Max   |      |  |
| Output voltage, high           | V <sub>OH</sub>  | -1025  |     | -880  | mV   | V <sub>IN</sub> = V <sub>IH</sub> (max) or V <sub>IL</sub> (min) |
| Output voltage, low            | V <sub>OL</sub>  | -1810  |     | -1620 | mV   | V <sub>IN</sub> = V <sub>IH</sub> (max) or V <sub>IL</sub> (min) |
| Output threshold voltage, high | V <sub>OHC</sub> | -1035  |     |       | mV   | V <sub>IN</sub> = V <sub>IH</sub> (min) or V <sub>IL</sub> (max) |
| Output threshold voltage, low  | V <sub>OLC</sub> |        |     | -1610 | mV   | V <sub>IN</sub> = V <sub>IH</sub> (min) or V <sub>IL</sub> (max) |
| Input voltage, high            | V <sub>IH</sub>  | -1165  |     | -880  | mV   |  |
| Input voltage, low             | V <sub>IL</sub>  | -1810  |     | -1475 | mV   |  |
| Input current, high            | I <sub>IH</sub>  |        |     | 220   | μA   | V <sub>IN</sub> = V <sub>IH</sub> (max)                          |
| Input current, low             | I <sub>IL</sub>  | 0.5    |     | 170   | μA   | For CS:<br>V <sub>IN</sub> = V <sub>IL</sub> (min)               |
|                                |                  |        |     | -50   | μA   | For all others:<br>V <sub>IN</sub> = V <sub>IL</sub> (min)       |
| Supply current                 | I <sub>EE</sub>  | -250   |     |       | mA   | All inputs and outputs open                                      |


**Notes:**

(1) The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/sec.


### Capacitance

| Parameter          | Symbol           | Limits |     |     | Unit | Test Conditions |
|--------------------|------------------|--------|-----|-----|------|-----------------|
|                    |                  | Min    | Typ | Max |      |                 |
| Input capacitance  | C <sub>IN</sub>  |        | 4   |     | pF   |                 |
| Output capacitance | C <sub>OUT</sub> |        | 5   |     | pF   |                 |

**Figure 1. Loading Conditions Test Circuit**



**Figure 2. Input Pulse**



## AC Characteristics

$T_A = 0$  to  $+85^\circ\text{C}$ ;  $V_{EE} = -4.5 \text{ V} \pm 5\%$ ; output load =  $50 \Omega$  to  $-2.0 \text{ V}$ ;  
 $V_{CC} = V_{CCA} = 0 \text{ V}$


| Parameter                  | Symbol     | Limits       |  |   |              |  |   | Unit |
|----------------------------|------------|--------------|--|---|--------------|--|---|------|
|                            |            | μPB100474A-5 |  |   | μPB100474A-7 |  |   |      |
| <b>Read Mode</b>           |            |              |  |   |              |  |   |      |
| Address access time        | $t_{AA}$   |              |  | 5 |              |  | 7 | ns   |
| Chip select access time    | $t_{ACS}$  |              |  | 3 |              |  | 5 | ns   |
| Chip select recovery time  | $t_{RCS}$  |              |  | 3 |              |  | 5 | ns   |
| <b>Write Mode</b>          |            |              |  |   |              |  |   |      |
| Write pulse width          | $t_W$      |              |  | 5 |              |  | 7 | ns   |
| Data setup time            | $t_{WSD}$  |              |  | 1 |              |  | 1 | ns   |
| Data hold time             | $t_{WHD}$  |              |  | 1 |              |  | 1 | ns   |
| Address setup time         | $t_{WSA}$  |              |  | 1 |              |  | 1 | ns   |
| Address hold time          | $t_{WHA}$  |              |  | 1 |              |  | 1 | ns   |
| Chip select setup time     | $t_{WSCS}$ |              |  | 1 |              |  | 1 | ns   |
| Chip select hold time      | $t_{WHCS}$ |              |  | 1 |              |  | 1 | ns   |
| Write disable time         | $t_{WS}$   |              |  | 3 |              |  | 5 | ns   |
| Write recovery time        | $t_{WR}$   |              |  | 6 |              |  | 8 | ns   |
| <b>Rise and Fall Times</b> |            |              |  |   |              |  |   |      |
| Output rise time           | $t_R$      |              |  | 2 |              |  | 2 | ns   |
| Output fall time           | $t_F$      |              |  | 2 |              |  | 2 | ns   |

### Notes:

- (1) The device under test (DUT) is mounted in a test socket and is measured at a thermal equilibrium established with a transverse air flow maintained at greater than 2.0 m/sec.
- (2) See figures 1 and 2 for loading conditions and input pulse timing. Input pulse levels =  $-1.7$  to  $-0.9 \text{ V}$ ; input rise and fall times (measured between 20% and 80% or 80% and 20%) = 2 ns; input and output timing reference levels = 50%.

Timing Waveforms

Read Mode



Write Mode

