

MOS INTEGRATED CIRCUIT $\mu PD16732E$

384-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64-GRAY SCALES)

DESCRIPTION

The μ PD16732E is a source driver for TFT-LCDs capable of dealing with displays with 64-gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules. Because the output dynamic range is as large as Vss₂ + 0.1 V to V_{DD2} – 0.1 V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequency of 65 MHz when driving at 3.0 V, 45 MHz when driving at 2.3 V, this driver is applicable to XGA-standard TFT-LCD panels and SXGA-standard TFT-LCD panels.

FEATURES

- CMOS level input (2.3 to 3.6 V)
- 384 outputs
- Input of 6 bits (gray-scale data) by 6 dots
- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- Logic power supply voltage (VDD1): 2.3 to 3.6 V
- Driver power supply voltage (VDD2): 8.0 to 9.0 V
- Output dynamic range: Vss2 + 0.1 V to Vdd2 0.1 V
- High-speed data transfer: fcLK = 65 MHz (internal data transfer speed when operating at VDD1 = 3.0 V)
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity inversion function (POL)
- Display data inversion function (capable of controlling by each input port) (POL21, POL22)
- Current consumption reduction function (LPC, Bcont)
- Succession of μPD16732B driver

ORDERING INFORMATION

Part Number

Package


µPD16732EN-xxx TCP (TAB package)

Remark The TCP's external shape is customized. To order the required shape, so please contact one of our sales representatives.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


1. BLOCK DIAGRAM

NEC




Remark /xxx indicates active low signal.

2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (Top of copper foil surface, face-up)

μPD16732EN-xxx: TCP (TAB package)



Remark This figure does not specify the TCP package.

4. PIN FUNCTIONS

(1	/2)
		· - /

Pin Symbol	Pin Name	I/O	(1/2) Description
S1 to S384	Driver output	Output	The D/A converted 64-gray-scale analog voltage is output.
Doo to Do5	Display data input	Input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by 6
D10 to D15	Biopiay add input	mput	dots (2 pixels).
D10 to D13			Dxo: LSB, Dxs: MSB
D ₃₀ to D ₃₅			
D40 to D45			
D50 to D55			
R,/L	Shift direction control	Input	The shift direction control pin of the shift register. The shift directions of the shift
			registers are as follows.
			R,/L = H (right shift): STHR (input), S1 \rightarrow S384, STHL (output)
			$R_{1}/L = L \text{ (left shift)} : STHL \text{ (input)}, S_{384} \rightarrow S_{1}, STHR \text{ (output)}$
STHR	Right shift start pulse	I/O	These refer to the start pulse I/O pins when the IC is connected in cascade.
			Loading of display data starts when a high level is read at the rising edge of CLK.
			A high level should be input as the pulse of one cycle of the clock signal.
STHL	Left shift start pulse	I/O	If the start pulse input is more than 2CLK, the first 1CLK of the high-level input is valid.
			R,/L = H (right shift): STHR input, STHL output
			R,/L = L (left shift): STHL input, STHR output
CLK	Shift clock	Input	This pi refers to the shift register's shift clock input. The display data is incorporated
			into the data register at the rising edge. At the rising edge of the 64th after the start
			pulse input, the start pulse output reaches the high level, thus becoming the start pulse
			of the next-level driver. When the 66 clock pulses are input after input of the start
			pulse, input of display data is halted automatically. The contents of the shift register
			are cleared at the STB's rising edge.
STB	Latch	Input	The contents of the data register are transferred to the latch circuit at the rising edge.
			And, at the falling edge, the gray scale voltage is supplied to the driver.
			It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity	Input	POL = L: The S_{2n-1} output uses V_0 to V_4 as the reference supply. The S_{2n} output uses
			V_5 to V_9 as the reference supply.
			POL = H: The S_{2n-1} output uses V_5 to V_9 as the reference supply. The S_{2n} output uses
			V ₀ to V ₄ as the reference supply.
			S_{2n-1} indicates the odd output: and S_{2n} indicates the even output. Input of the POL
			signal is allowed the setup time (tPOL-STB) with respect to STB's rising edge.
POL21,	Data inversion	Input	Data inversion can invert when display data is loaded.
POL22			POL21: D_{00} to D_{05} , D_{10} to D_{15} , D_{20} to D_{25} Data inversion or no inversion of Port1
			POL22: D_{30} to D_{35} , D_{40} to D_{45} , D_{50} to D_{55} Data inversion or no inversion of Port2
			POL21,POL22 = H: Data inversion loads display data inside the IC.
			POL21,POL22 = L: Data inversion does not invert input data.
LPC	Low power control	Input	The current consumption is lowered by controlling the constant current source of the
			output amplifier. In low power mode (LPC = L), the V_{DD2} of static current consumption
			can be reduced to two thirds of the normal current consumption. This pin is pulled up to
			the VDD1 power supply inside the IC.
			LPC = H or open: Normal power mode
			LPC = L: Low power mode
Bcont	Bias control	Input	This pin can be used to finely control the bias current inside the output amplifier. In
			cases when fine-control is necessary, connect this pin to the stabilized ground potential
			(Vss ₂) via an external resistor of 10 to 100 k Ω (per IC).
			When this fine-control function is not required, leave this pin open.
			Refer to 9. CURRENT CONSUMPTION REDUCTION FUNCTION

			(2/2)
Pin Symbol	Pin Name	I/O	Description
V ₀ to V ₉	γ -corrected power supplies	_	Input the γ -corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. $V_{DD2} - 0.1 V \ge V_0 > V_1 > V_2 > V_3 > V_4 \ge 0.5 V_{DD2}$ $0.5 V_{DD2} \ge V_5 > V_6 > V_7 > V_8 > V_9 \ge V_{SS2} + 0.1 V$
V _{DD1}	Logic power supply	-	2.3 to 3.6 V
V _{DD2}	Driver power supply	_	8.0 to 9.0 V
V _{SS1}	Logic ground	_	Grounding
V _{SS2}	Driver ground	-	Grounding

- Cautions 1. The power start sequence must be VDD1, logic input, and VDD2 & V0 to V9 in that order. Reverse this sequence to shut down (Simultaneous power application to VDD2 and V0 to V9 is possible.).
 - 2. To stabilize the supply voltage, please be sure to insert a 0.1 μ F bypass capacitor between V_{DD1}-V_{SS1} and V_{DD2}-V_{SS2}. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μ F is also recommended between the γ -corrected power supply terminals (V₀, V₁, V₂,...., V₉) and V_{SS2}.


5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE


The μ PD16732E incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode voltage. The D/A converter consists of ladder resistors and switches. The ladder resistors (ro to r62) are designed so that the ratio of LCD panel γ -compensated voltages to Vo' to V63' and Vo" to V63" is almost equivalent as shown in Figure 5-2. For the 2 sets of five γ -compensated power supplies, Vo to V4 and V5 to V9, respectively, input gray scale voltages of the same polarity with respect to the common voltage. When fine-gray scale voltage precision is not necessary, there is no need to connect voltage follower circuit to the γ -corrected power supplies V1 to V3 and V6 to V8.

Figure 5–1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} , V_{SS2} and γ -corrected voltages V_0 to V_9 and the input data. Be sure to maintain the voltage relationships as follows.

$$\begin{split} V_{\text{DD2}} &- 0.1 \ V \geq V_0 > V_1 > V_2 > V_3 > V_4 \geq 0.5 \ V_{\text{DD2}}, \\ 0.5 \ V_{\text{DD2}} \geq V_5 > V_6 > V_7 > V_8 > V_9 \geq V_{\text{SS2}} + 0.1 \ V \end{split}$$

Figures 5–2 indicates γ -corrected voltages and ladder resistors ratio. Figures 5–3 indicates the relationship between the input data and output voltage and the resistance values of the resistor string.





*




Figure 5–2. γ-corrected Voltages and Ladder Resistor's Ratio

Caution There is no connection between V_4 and V_5 terminal in the IC.

Remark The resistance ratio1 is a relative ratio in the case of setting the minimum resistance value to 1. The resistance ratio2 is a relative ratio in the case of setting the total resistance to 1.

★

Figure 5–3. Relationship between Input Data and Output Voltage (POL21, POL22 = L)

(Output Voltage 2) 0.5 $V_{DD2} \ge V_5 > V_6 > V_7 > V_8 > V_9 \ge V_{SS2} + 0.1 V$

nput Data		Output Vo	ltage1	Output Voltage2			
00H	Vo'	Vo		V0''	V9		
01H	V1'	V1+(V0-V1)×	4585/6351	V1''	V9+(V8-V9)×	1766/6351	
02H	V2'	V1+(V0-V1)×	3849/6351	V2''	V9+(V8-V9)×	2502/6351	
03H	V3'	V1+(V0-V1)×	3283/6351	V3''	V9+(V8-V9)×	3068/6351	
03H 04H	V4'	V1+(V0-V1)x	2774/6351	V3 V4''			
				-	V9+(V8-V9)×	3577/6351	
05H	V5'	$V_1+(V_0-V_1)x$	2378/6351	V5"	V9+(V8-V9)×	3973/6351	
06H	V6'	V1+(V0-V1)×	2038/6351	V6''	V9+(V8-V9)×	4313/6351	
07H	V7'	V1+(V0-V1)×	1755/6351	V7''	V9+(V8-V9)×	4596/6351	
08H	V8'	V1+(V0-V1)×	1472/6351	V8''	V9+(V8-V9)×	4879/6351	
09H	V9'	V1+(V0-V1)×	1246/6351	V9''	V9+(V8-V9)×	5105/6351	
0AH	V10'	V1+(V0-V1)×	1020/6351	V10''	V9+(V8-V9)×	5331/6351	
0BH	V11'	V1+(V0-V1)×	850/6351	V11"	V9+(V8-V9)×	5501/6351	
0CH	V12'	V1+(V0-V1)×	680/6351	V12"	V9+(V8-V9)×	5671/6351	
0DH	V13'	V1+(V0-V1)×	510/6351	V13''	V9+(V8-V9)×	5841/6351	
0EH	V14'	V1+(V0-V1)×	340/6351	V14''	V9+(V8-V9)×	6011/6351	
0FH	V15'	V1+(V0-V1)×	170/6351	V15"	V9+(V8-V9)×	6181/6351	
10H	V16'	V1		V16"	V8		
11H	V10	V2+(V1-V2)×	2280/2432	V10	V8+(V7-V8)×	152/2432	
12H	V18'	$V_2+(V_1-V_2)x$	2128/2432	V18"	V8+(V7-V8)×	304/2432	
13H	V19'	V2+(V1-V2)×	1976/2432	V19"	V8+(V7-V8)×	456/2432	
14H	V20'	V2+(V1-V2)×	1824/2432	V20"	V8+(V7-V8)×	608/2432	
15H	V21'	V2+(V1-V2)×	1672/2432	V21"	V8+(V7-V8)×	760/2432	
16H	V22'	V2+(V1-V2)×	1520/2432	V22''	V8+(V7-V8)×	912/2432	
17H	V23'	V2+(V1-V2)×	1368/2432	V23''	V8+(V7-V8)×	1064/2432	
18H	V24'	V2+(V1-V2)×	1216/2432	V24''	V8+(V7-V8)×	1216/2432	
19H	V25'	V2+(V1-V2)×	1064/2432	V25"	V8+(V7-V8)×	1368/2432	
1AH	V26'	V2+(V1-V2)×	912/2432	V26''	V8+(V7-V8)×	1520/2432	
1BH	V27'	V2+(V1-V2)×	760/2432	V27"	V8+(V7-V8)×	1672/2432	
1CH	V28'	V2+(V1-V2)×	608/2432	V28"	V8+(V7-V8)×	1824/2432	
1DH	V 28 V29'	V2+(V1-V2)×	456/2432	V20 V29''	V8+(V7-V8)×	1976/2432	
1EH	V30'	V2+(V1-V2)×	304/2432	V30"	V8+(V7-V8)×	2128/2432	
1FH	V31'	V2+(V1-V2)×	152/2432	V31"	V8+(V7-V8)×	2280/2432	
20H	V32'	V2		V32"	V7		
21H	V33'	V3+(V2-V3)×	2340/2496	V33"	V7+(V6-V7)×	156/2496	
22H	V34'	V3+(V2-V3)×	2184/2496	V34"	V7+(V6-V7)×	312/2496	
23H	V35'	V3+(V2-V3)×	2028/2496	V35''	V7+(V6-V7)×	468/2496	
24H	V36'	V3+(V2-V3)×	1872/2496	V36''	V7+(V6-V7)×	624/2496	
25H	V37'	V3+(V2-V3)x	1716/2496	V37"	V7+(V6-V7)×	780/2496	
26H	V38'	V3+(V2-V3)×	1560/2496	V38''	V7+(V6-V7)×	936/2496	
27H	V39'	V3+(V2-V3)×	1404/2496	V39"	V7+(V6-V7)×	1092/2496	
28H	V40'	V3+(V2-V3)×	1248/2496	V40''	V7+(V6-V7)×	1248/2496	
29H	V41'	V3+(V2-V3)×	1092/2496	V41"	V7+(V6-V7)×	1404/2496	
2011 2AH	V42'		936/2496	V42"	V7+(V6-V7)×	1560/2496	
		V3+(V2-V3)x					
2BH	V43'	$V_{3+}(V_{2}-V_{3})$	780/2496	V43"	V7+(V6-V7)×	1716/2496	
2CH	V44'	V3+(V2-V3)×	624/2496	V44"	V7+(V6-V7)×	1872/2496	
2DH	V45'	V3+(V2-V3)×	468/2496	V45"	V7+(V6-V7)×	2028/2496	
2EH	V46'	V3+(V2-V3)×	312/2496	V46"	V7+(V6-V7)×	2184/2496	
2FH	V47'	V3+(V2-V3)×	156/2496	V47"	V7+(V6-V7)×	2340/2496	
30H	V48'	V3		V48''	V6		
31H	V49'	V4+(V3-V4)×	4397/4572	V49''	V6+(V5-V6)×	175/4572	
32H	V50'	V4+(V3-V4)×	4222/4572	V50''	V6+(V5-V6)×	350/4572	
33H	V51'	V4+(V3-V4)×	4047/4572	V51"	V6+(V5-V6)×	525/4572	
34H	V52'	V4+(V3-V4)×	3872/4572	V52"	V6+(V5-V6)×	700/4572	
35H	V53'	V4+(V3-V4)×	3697/4572	V53"	V6+(V5-V6)×	875/4572	
	V 53 V 54		3465/4572	V 53 V 54"		1107/4572	
36H		$V_4+(V_3-V_4)x$			V6+(V5-V6)×		
37H	V55'	V4+(V3-V4)×	3233/4572	V55"	V6+(V5-V6)×	1339/4572	
38H	V56'	V4+(V3-V4)×	3001/4572	V56"	V6+(V5-V6)×	1571/4572	
39H	V57'	V4+(V3-V4)×	2769/4572	V57''	V6+(V5-V6)×	1803/4572	
3AH	V58'	V4+(V3-V4)×	2480/4572	V58''	V6+(V5-V6)×	2092/4572	
3BH	V59'	V4+(V3-V4)×	2135/4572	V59"	V6+(V5-V6)×	2437/4572	
3CH	V60'	V4+(V3-V4)×	1733/4572	V60''	V6+(V5-V6)×	2839/4572	
3DH	V61'	V4+(V3-V4)×	1331/4572	V61"	V6+(V5-V6)×	3241/4572	
3EH	V62'	V4+(V3-V4)×	872/4572	V61"	V6+(V5-V6)×	3700/4572	
					····	0100/70/2	

Caution There is no connection between V_4 and V_5 terminal in the IC.

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format : 6 bits x 2 RGBs (6 dots) Input width : 36 bits (2-pixel data)

(1) $R_{,/L} = H$ (Right shift)

Output	S 1	S ₂	S₃	S4	 S383	S ₃₈₄
Data	Doo to Do5	D10 to D15	D20 to D25	D30 to D35	 D40 to D45	D50 to D55

(2) $R_{J}/L = L$ (Left shift)


Output	S1	S ₂	S3	S4	 S 383	S ₃₈₄
Data	Doo to Dos	D10 to D15	D20 to D25	D30 to D35	 D40 to D45	D50 to D55

POL	Note S _{2n-1}	Note S _{2n}
L	V_0 to V_4	V5 to V9
Н	V5 to V9	Vo to V4

Note S_{2n-1} (Odd output), S_{2n} (Even output)

7. RELATIONSHIP BETWEEN STB, POL AND OUTPUT WAVEFORM


The output voltage is written to the LCD panel synchronized with the STB falling edge.




8. RELATIONSHIP BETWEEN STB, CLK, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.

Figure 8–1. Output Circuit Block Diagram







Remarks 1. STB = L: SW1 = ON

STB = H: SW1 = OFF

- 2. STB = H is acknowledged at timing [1].
- **3.** The display data latch is completed at timing [2] and the input voltage (VAMP(IN): gray-scale level voltage) of the output amplifier changes.

9. CURRENT CONSUMPTION REDUCTION FUNCTION

The μ PD16732E has a low power control function (LPC) which can switch the bias current of the output amplifier between two levels and a bias control function (Bcont) which can be used to finely control the bias current.

<Low power control function (LPC)>

The bias current of the output amplifier can be switched between two levels using this pin. (Bcont: open)


LPC = H or open: normal power mode


LPC = L: low power mode

The V_{DD2} of static current consumption can be reduced to two thirds of that in normal mode, input a stable DC current (V_{DD1}/V_{SS1}) to this pin.

<Bias current control function (Bcont)>

It is possible to fine-control the current consumption by using the bias current control function (Bcont pin). When using this function, connect this pin to the stabilized ground potential (Vss₂) via an external resistor (REXT). When not using this function, leave this pin open.





Refer to the table below for the percentage of current regulation when using the bias current control-function.

Table 9–1. Current Consumption Regulation Percentage Compared to Normal Mode
(VDD1 = 3.3 V, VDD2 = 8.7 V, LPC = 3.3 V/ 0 V)

Rext (kΩ)	Current Consumption Regulation Percentage (%)					
	LPC = H	LPC = L				
∞ (Open)	100	65				
50	110	70				
20	115	80				
10	120	85				

Remark Be aware that the above current consumption regulation percentages are not product-characteristic guaranteed as they are based on the results of simulation.

Caution Because the low-power and bias-current control functions control the bias current in the output amplifier and regulate the over-all current consumption of the driver IC, when this occurs, the characteristics of the output amplifier will simultaneously change. Therefore, when using these functions, be sure to sufficiently evaluate the picture quality.





Figure9–2. Output Wave Form (LPC = L)








Figure9–3. Output Wave Form (LPC = H)

10. ELECTRICAL SPECIFICATIONS

indeelate maximum natinge (
Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V _{DD1}	-0.5 to +4.0	V
Driver Part Supply Voltage	V _{DD2}	-0.5 to +10.0	V
Logic Part Input Voltage	VI1	-0.5 to V _{DD1} + 0.5	V
Driver Part Input Voltage	V _{I2}	-0.5 to V _{DD2} + 0.5	V
Logic Part Output Voltage	V ₀₁	-0.5 to V _{DD1} + 0.5	V
Driver Part Output Voltage	V _{O2}	-0.5 to V _{DD2} + 0.5	V
Operating Ambient Temperature	TA	-10 to +75	°C
Storage Temperature	Tstg	-55 to +125	°C

Absolute Maximum Ratings (TA = 25°C, Vss1 = Vss2 = 0 V)

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V _{DD1}		2.3		3.6	V
Driver Part Supply Voltage	V _{DD2}		8.0	8.5	9.0	V
High-Level Input Voltage	VIH		0.7 Vdd1		V _{DD1}	V
Low-Level Input Voltage	VIL		0		0.3 VDD1	V
γ -Corrected Voltage	V_0 to V_4		0.5 Vdd2		Vdd2 - 0.1	V
	V5 to V9		Vss2 + 0.1		0.5 Vdd2	V
Driver Part Output Voltage	Vo		Vss2 + 0.1		Vdd2 - 0.1	V
Clock Frequency	fclк	$2.3 \leq V_{\text{DD1}} < 3.0 \ \text{V}$			45	MHz
		$3.0 \leq V_{\text{DD1}} \leq 3.6 \text{ V}$			65	MHz

Recommended Operating Range (T_A = -10 to $+75^{\circ}$ C, Vss₁ = Vss₂ = 0 V)

Unless otherwise specified, LPC = H or open, Bcont = open)						
Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Leak Current	lι				±1.0	μA
High-Level Output Voltage	Vон	STHR (STHL), IOH = 0 mA	Vdd1 - 0.1			V
Low-Level Output Voltage	Vol	STHR (STHL), IoL = 0 mA			0.1	V
γ -Corrected Resistance	Rγ	Vo to V4 = V5 to V9 = 4.0 V	8	16	32	Ω
Driver Output Current	Іvон	$V_X = 7.0 \text{ V}, \text{ Vout} = 6.5 \text{ V}$ Note			-30	μA
	IVOL	$V_X = 1.0 V$, $V_{OUT} = 1.5 V$ Note	30			μA
Output Voltage Deviation	ΔVo	Vdd1 = 3.3 V, Vdd2 = 8.5 V		±7	±20	mV
Output Swing Difference	ΔV_{P-P}	Vout = 2.0 V, 4.25 V, 6.5 V		±2	±15	mV
Deviation						
Output Voltage Range	Vo	All input data	0.1		V _{DD2} - 0.1	V
Logic Part Dynamic Current	IDD1	VDD1, with no load		3.0	6.0	mA
Consumption						
Driver Part Dynamic Current	DD21	V_{DD2} = 8.0 to 9.0 V, with no load,		1.0	6.0	mA
Consumption		LPC =H, Bcont = open				
	IDD22	$V_{DD2} = 8.0$ to 9.0 V, with no load,		2.0	4.0	mA
		LPC =L, Bcont = open				

Electrical Characteristics (T_A = -10 to $+75^{\circ}$ C, V_{DD1} = 2.3 to 3.6 V, V_{DD2} = 8.0 to 9.0 V, V_{SS1} = V_{SS2} = 0 V, Unless otherwise specified LPC - Horopen Bcont - open)

Note Vx refers to the output voltage of analog output pins S_1 to S_{384} .

VOUT refers to the voltage applied to analog output pins S1 to S384.


Cautions 1. STB cycle is 20 µs, fcLK = 40 MHz

- 2. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
- 3. Refers to the current consumption per driver when cascades are connected under the assumption of XGA single-sided mounting (8 units).

Unless otherwise specified, LPC = H or open, Bcont = open)							
Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	
Start Pulse Delay Time	tPLH1	C_{L} = 10 pF, 2.3 \leq V_{\text{DD1}} $<$ 3.0 V		10	17	ns	
		$C_{\text{L}} = 10 \text{ pF}, 3.0 \leq V_{\text{DD1}} \leq 3.6 \text{ V}$		7	10.5	ns	
Driver Output Delay Time	tPLH2	$C_L = 75 \text{ pF}, \text{ R}_L = 5 \text{ k}\Omega$		2.5	5	μs	
	tplH3			5	8	μs	
	tPHL2			2.5	5	μs	
	tphl3			5	8	μs	
Input Capacitance	CI1	Exclude STHR (STHL), T _A = 25°C		5	10	pF	
	CI2	STHR (STHL),TA = 25°C		8	10	pF	

Switching Characteristics (Ta = -10 to $+75^{\circ}$ C, V_{DD1} = 2.3 to 3.6 V, V_{DD2} = 8.0 to 9.0 V, V_{SS1} = V_{SS2} = 0 V,

<Test Condition>



Timing Requirements (T_A = -10 to +75°C, V_{DD1} = 2.3 to 3.6 V, V_{SS1} = 0 V, t_r = t_f = 8.0 ns)


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk	$2.3 \leq V_{\text{DD1}} < 3.0 \ \text{V}$	22			ns
		$3.0 \leq V_{\text{DD1}} \leq 3.6 \text{ V}$	15			ns
Clock Pulse High Period	PWCLK(H)		4			ns
Clock Pulse Low Period	PWCLK(L)	$2.3 \leq V_{\text{DD1}} < 3.0 \ \text{V}$	6			ns
		$3.0 \leq V_{\text{DD1}} \leq 3.6 \ V$	4			ns
Data Setup Time	tsetup1		4			ns
Data Hold Time	thold1		0			ns
Start Pulse Setup Time	tsetup2		4			ns
Start Pulse Hold Time	thold2		0			ns
POL21/22 Setup Time	tsetup3		4			ns
POL21/22 Hold Time	thold3		0			ns
STB Pulse Width	PWSTB		2			CLK
Last Data Timing	t ldt		2			CLK
CLK-STB Time	tськ-sтв	$CLK \uparrow \to STB \uparrow$	6			ns
STB-CLK Time	tsтв-ськ	$STB \uparrow \to CLK \uparrow,$	9			ns
		VDD1 = 2.3 to 3.6 V				
		$STB \uparrow \to CLK \uparrow,$	6			ns
		VDD1 = 3.0 to 3.6 V				
Time Between STB and Start Pulse	tsтв-sтн	$STB \uparrow \to STHR(STHL) \uparrow$	2			CLK
POL-STB Time	t POL-STB	$POL \uparrow or \downarrow {\rightarrow} STB \uparrow$	-5			ns
STB-POL Time	tstb-pol	$STB \downarrow \to POL \downarrow or \uparrow$	6			ns

Remark Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 V_{DD1}$, $V_{IL} = 0.3 V_{DD1}$.



Switching Characteristic Waveform(R,/L= H)

Unless otherwise specified, the input level is defined to be V_{IH} = 0.7 V_{DD1}, V_{IL} = 0.3 V_{DD1}.



11. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for mounting conditions of the μ PD16732E.

For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E).

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

µPD16732EN-xxx : TCP (TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds : pressure 100g
		(per solder)
	ACF	Temporary bonding 70 to 100°C : pressure 3 to 8 kg/cm ² : time 3 to 5
	(Adhesive	sec. Real bonding 165 to 180°C: pressure 25 to 45 kg/cm ² : time 30 to
	Conductive Film)	40 sec. (When using the anisotropy conductive film SUMIZAC1003 of
		Sumitomo Bakelite,Ltd).

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of June, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).