



Integrated Device Technology, Inc.

2 x 16K x 16 CMOS STATIC RAM MODULE

IDT7MB4009

FEATURES:

- High Density 512K CMOS static RAM Module
- Cost effective surface mount components mounted on an epoxy laminate (FR-4) substrate
- Packaged in a 44 pin, 600 mil wide DIP (Dual In-line Package)
- Fast access time: 15ns (max.)
- Common data and address pins for both banks of RAM resulting in increased density
- Single 5V ($\pm 10\%$) power supply
- Inputs and outputs directly TTL compatible

DESCRIPTION:

The IDT7MB4009 is a 2 x 16K x 16 high-speed static RAM module constructed on an epoxy laminate surface using 8 16K x 4 static RAMs packaged in surface mount packages. Extremely fast speeds can be obtained by using RAMs fabricated in IDT's high performance, high reliability CEMOS™ technology.

The IDT7MB4009 is organized as two separate banks of 16K x 16 RAM with common address and data pins to minimize the module size. The IDT7MB4009 is packaged in a 44 pin, 600 mil wide DIP, packing 512K of fast memory in 1.8 square inches.

The IDT7MB4009 is available with access time as fast as 15ns, with maximum power consumption of 4.2W.

All inputs and outputs of the IDT7MB4009 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.

PIN CONFIGURATION⁽¹⁾


GND	1	44	Vcc
D(0)	2	43	B_A1(0)
D(1)	3	42	B_A1(1)
D(2)	4	41	B_A2(0)
D(3)	5	40	B_A2(1)
D(4)	6	39	WEB2
D(5)	7	38	A(2)
D(6)	8	37	A(3)
D(7)	9	36	A(4)
D(8)	10	35	A(5)
GND	11	34	A(6)
CS1	12	33	CS2
OE1	13	32	OE2
D(9)	14	31	Vcc
D(10)	15	30	A(7)
D(11)	16	29	A(8)
D(12)	17	28	A(9)
WEB1	18	27	A(10)
D(13)	19	26	A(11)
D(14)	20	25	A(12)
D(15)	21	24	A(13)
Vcc	22	23	GND

2707 drw 01

NOTE:

1. For module dimensions, please refer to module drawing M13 in the packaging section.

FUNCTIONAL BLOCK DIAGRAM



2707 drw 02

PIN NAMES

A (2-13)	Address Input
B_A1 (0-1)	Burst address, Bank 1
B_A2 (0-1)	Burst address, Bank 2
D (0-15)	Data Inputs/Outputs
WEB1	Write Enable, Upper
WEB2	Write Enable, Lower
CS1, 2	Chip Select - Bank 1, 2
OE1, 2	Output Enable - Bank 1, 2
GND	Ground
Vcc	Power Supply

2707 fcl 01

CEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1990

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TA	Operating Temperature	-55 to +125	°C
TBIAS	Temperature Under Bias	-65 to +135	°C
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	50	mA

2707 tbl 02

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

2707 tbl 03

NOTE:

- VIL = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND VOLTAGE SUPPLY

Grade	Ambient Temperature	GND	VCC
Commercial	0°C to +70°C	0V	5.0V ± 10%

2707 tbl 04

DC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameter	Test Conditions	IDT7MB4009		Unit
			Min.	Max.	
ILI	Input Leakage Current (Address and Control)	VCC = Max., VIN = GND to VCC	—	40	µA
ILI	Input Leakage (Data)	VCC = Max., VIN = GND to VCC	—	10	µA
ILO	Output Leakage	VCC = Max., CS = VIH, VOUT = GND to VCC	—	10	µA
VOL	Output LOW Voltage	VCC = Min., IOL = 8mA	—	0.4	V
VOH	Output HIGH Voltage	VCC = Min., IOH = -4mA	2.4	—	V
Icc1	Operating Current	f = 0, CS ≤ VIL VCC = Max., Outputs Open	—	620	mA
Icc2	Dynamic Operating Current	f = fMAX, CS ≤ VIL, VCC = Max., Outputs Open	—	760	mA
ISB	Standby Supply Current	f = fMAX, CS ≥ VIH, VCC = Max., Outputs Open	—	440	mA
ISB1	Full Standby Supply Current	CS ≥ VIH - 0.2V VIN ≥ VCC - 0.2V or ≤ 0.2V	—	120	mA

2707 tbl 05

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Loads	See Figures 1 and 2

2707 bl 07





Figure 1. Output Load



2707 drw 03

Figure 2. Output Load
(for tCLZ, tOLZ, tCHZ, tOHZ,
tOW and tWHZ)

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)


Symbol	Parameters	7MB4009S15		7MB4009S20		7MB4009S25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
tRC	Read Cycle Time	15	—	20	—	25	—	ns
tAA	Address Access Time	—	15	—	20	—	25	ns
tACS	Chip Select Access Time	—	15	—	20	—	25	ns
tCLZ ⁽¹⁾	Chip Select to Output in Low Z	5	—	5	—	5	—	ns
tOE	Output Enable to Output Valid	—	12	—	15	—	15	ns
tOLZ ⁽¹⁾	Output Enable to Output in Low Z	5	—	5	—	5	—	ns
tCHZ ⁽¹⁾	Chip Select to Output in High Z	—	8	—	10	—	12	ns
tOHZ ⁽¹⁾	Output Disable to Output in High Z	—	8	—	10	—	15	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0	—	0	—	0	—	ns
tPD ⁽¹⁾	Chip Deselect to Power Down Time	—	15	—	20	—	25	ns
Write Cycle								
tWC	Write Cycle Time	13	—	18	—	20	—	ns
tCW	Chip Select to End of Write	13	—	18	—	20	—	ns
tAW	Address Valid to End of Write	13	—	18	—	21	—	ns
tAS	Address Set Up Time	0	—	0	—	1	—	ns
tWP	Write Pulse Width	12	—	17	—	20	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tWHZ ⁽¹⁾	Write Enable to Output in High Z	—	6	—	7	—	8	ns
tDW	Data to Write Time Overlap	8	—	10	—	13	—	ns
tDH	Data Hold from Write Time	0	—	0	—	0	—	ns
tOW ⁽¹⁾	Output Active from End of Write	5	—	5	—	5	—	ns

2707 bl 06


NOTE:

1. This parameter is guaranteed by design, but not tested.


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



NOTES:


1. \overline{WE} is High for Read Cycle.
2. Device is continuously selected, $\overline{CS1} = V_{IL}$, $\overline{CS2} = V_{IL}$.
3. Address valid prior to or coincident with $\overline{CS1}$ and/or $\overline{CS2}$ transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200\text{mV}$ from steady state. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, (\overline{WE} CONTROLLED TIMING)(1, 2, 3, 7)



2707 drw 07

TIMING WAVEFORM OF WRITE CYCLE NO. 2, (\overline{CS} CONTROLLED TIMING)(1, 2, 3, 5, 8)



2707 drw 08

NOTES:

1. \overline{WE} , $\overline{CS1}$ or $\overline{CS2}$ must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low $\overline{CS1}$, a low $\overline{CS2}$ and a low \overline{WE} .
3. t_{WP} is measured from the earlier of $\overline{CS1}$, $\overline{CS2}$ or \overline{WE} going high to the end of the write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state. This parameter is guaranteed by design but not tested.
7. If \overline{OE} is low during a \overline{WE} controlled write cycle, the write pulse width must be the greater of t_{WP} or $(t_{WHZ} + t_{DW})$ to allow the I/O drivers turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is high during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
8. $\overline{OE} = V_{IL}$.

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Typ.	Unit
CIN(1)	Input Capacitance (Address)	VIN = 0V	40	pF
CIN(1)	Input Capacitance (Data)	VIN = 0V	20	pF
COUT	Output Capacitance	VOUT = 0V	20	pF

2707 tbi 08

NOTE:


1. This parameter is guaranteed by design but not tested.

TRUTH TABLE

Mode	CS1	CS2	OE1	OE2	WEB1	WEB2	Output	Power
Standby	H	H	X	X	X	X	High Z	Standby
Read	L	H	L	X	H	H	DOUT BANK (1)	Active
Read	L	H	H	X	H	H	High Z	Active
Read	H	L	X	L	H	H	DOUT BANK (2)	Active
Read	H	L	X	H	H	H	High Z	Active
Write	L	H	X	X	L	H	DIN BANK (1) D (0-7)	Active
Write	L	H	X	X	H	L	DIN BANK (1) D (8-15)	Active
Write	H	L	X	X	L	H	DIN BANK (2) D (0-7)	Active
Write	H	L	X	X	H	L	DIN BANK (2) D (8-15)	Active
Write	L	H	X	X	L	L	DIN BANK (1) D (0-15)	Active
Write	H	L	X	X	L	L	DIN BANK (2) D (0-15)	Active

2707 tbi 09

ORDERING INFORMATION



2707 dhw 09