

# MOTOROLA

## SEMICONDUCTOR TECHNICAL DATA

### Designer's™ Data Sheet


## Logic Level TMOS (L<sup>2</sup>TMOS™) E-FET™

### Power Field Effect Transistor

### N-Channel Enhancement-Mode Silicon Gate

This advanced E-FET is an L<sup>2</sup>TMOS power MOSFET designed to withstand high energy in the avalanche and commutation modes. This device is also designed with a low threshold voltage so it is fully enhanced with 5.0 Volts. This new energy efficient device also offers a drain-to-source diode with a fast recovery time. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Specified
- Low Drive Requirement to Interface Power Loads to Logic Level ICs or Microprocessors —  $V_{GS(th)} = 2.0$  Volts Max
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Diode is Characterized for Use in Bridge Circuits
- $I_{DSS}$ ,  $V_{GS(th)}$  and  $V_{DS(on)}$  Specified at Elevated Temperature



## MTP30N06EL

Motorola Preferred Device

TMOS POWER FET  
LOGIC LEVEL  
30 AMPERES  
 $R_{DS(on)} = 0.05$  OHM  
60 VOLTS



CASE 221A-06, Style 5  
TO-220AB

#### MAXIMUM RATINGS ( $T_C = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	$V_{DSS}$	60	Volts
Drain-to-Gate Voltage ( $R_{GS} = 1.0$ M $\Omega$ )	$V_{DGR}$	60	Volts
Gate-to-Source Voltage — Continuous	$V_{GS}$	$\pm 15$	Volts
Drain Current — Continuous	$I_D$	30	Adc
— Continuous @ $100^\circ\text{C}$	$I_D$	22	
— Single Pulse ( $t_p \leq 10$ $\mu\text{s}$ )	$I_{DM}$	120	Apk
Total Power Dissipation	$P_D$	100	Watts
Derate above $25^\circ\text{C}$		0.67	W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175	$^\circ\text{C}$
Single Pulse Drain-to-Source Avalanche Energy — Starting $T_J = 25^\circ\text{C}$ ( $V_{DD} = 25$ Vdc, $V_{GS} = 5.0$ Vpk, $I_L = 30$ Apk, $L = 0.49$ mH, $R_G = 25$ $\Omega$ )	EAS	220	mJ
Thermal Resistance — Junction to Case	$R_{\theta JC}$	1.5	$^\circ\text{C}/\text{W}$
— Junction to Ambient	$R_{\theta JA}$	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	$T_L$	260	$^\circ\text{C}$

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 1

**MTP30N06EL****ELECTRICAL CHARACTERISTICS** ( $T_J = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
<b>OFF CHARACTERISTICS</b>					
Drain-to-Source Breakdown Voltage ( $V_{GS} = 0\text{ V}$ , $I_D = 250\ \mu\text{Adc}$ ) Temperature Coefficient (Positive)	$V_{(BR)DSS}$	60 —	— 62	— —	Vdc mV/°C
Zero Gate Voltage Drain Current ( $V_{DS} = 60\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ ) ( $V_{DS} = 60\text{ Vdc}$ , $V_{GS} = 0\text{ Vdc}$ , $T_J = 150^\circ\text{C}$ )	$I_{DSS}$	— —	— —	0.25 1.0	mAdc
Gate-Body Leakage Current ( $V_{GS} = \pm 15\text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GSS}$	—	—	100	nAdc

**ON CHARACTERISTICS (1)**

Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = 250\ \mu\text{Adc}$ ) Threshold Temperature Coefficient (Negative)	$V_{GS(th)}$	1.0 —	— 4.5	2.0 —	Vdc mV/°C
Static Drain-to-Source On-Resistance ( $V_{GS} = 4.0\text{ Vdc}$ , $I_D = 15\text{ Adc}$ ) ( $V_{GS} = 5.0\text{ Vdc}$ , $I_D = 15\text{ Adc}$ )	$R_{DS(on)}$	— —	0.04 0.03	0.07 0.05	Ohms
Drain-to-Source On-Voltage ( $V_{GS} = 5.0\text{ Vdc}$ ) ( $I_D = 15\text{ Adc}$ ) ( $I_D = 7.5\text{ Adc}$ , $T_J = 150^\circ\text{C}$ )	$V_{DS(on)}$	— —	— —	0.9 0.75	Vdc
Forward Transconductance ( $V_{DS} \geq 8.0\text{ Vdc}$ , $I_D = 15\text{ Adc}$ )	$g_{FS}$	13	—	—	mhos

**DYNAMIC CHARACTERISTICS**

Input Capacitance	$(V_{DS} = 25\text{ Vdc}$ , $V_{GS} = 0$ , $f = 1.0\text{ MHz}$ )	$C_{iss}$	—	1870	2700	pF
Output Capacitance		$C_{oss}$	—	530	750	
Transfer Capacitance		$C_{rss}$	—	50	100	

**SWITCHING CHARACTERISTICS (2)**

Turn-On Delay Time	$(V_{DD} = 30\text{ Vdc}$ , $I_D = 30\text{ Adc}$ , $V_{GS} = 5.0\text{ Vdc}$ , $R_G = 10\ \Omega$ )	$t_{d(on)}$	—	12	25	ns
Rise Time		$t_r$	—	156	300	
Turn-Off Delay Time		$t_{d(off)}$	—	36	80	
Fall Time		$t_f$	—	87	180	
Gate Charge	$(V_{DS} = 48\text{ Vdc}$ , $I_D = 30\text{ Adc}$ , $V_{GS} = 5.0\text{ Vdc}$ )	$Q_T$	—	22	40	nC
		$Q_1$	—	5.0	—	
		$Q_2$	—	10	—	
		$Q_3$	—	11	—	

**SOURCE-DRAIN DIODE CHARACTERISTICS**

Forward On-Voltage ( $I_S = 30\text{ Adc}$ , $V_{GS} = 0$ ) ( $I_S = 30\text{ Adc}$ , $V_{GS} = 0$ , $T_J = 150^\circ\text{C}$ )	$V_{SD}$	— —	0.9 0.8	1.6 —	Vdc
Reverse Recovery Time ( $I_S = 30\text{ Adc}$ , $dI_S/dt = 100\text{ A}/\mu\text{s}$ )	$t_{rr}$	—	48	—	ns

**INTERNAL PACKAGE INDUCTANCE**

Internal Drain Inductance (Measured from the drain lead 0.25" from package to center of die)	$L_D$	—	4.5	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad)	$L_S$	—	7.5	—	nH

(1) Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2.0\%$ .

(2) Switching characteristics are independent of operating junction temperature.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current




Figure 4. On-Resistance Variation With Temperature




Figure 5. Gate Charge Test Circuit




Figure 6. Gate-to-Source and Drain-to-Source Voltage versus Total Charge

**MTP30N06EL**

**SAFE OPERATING AREA INFORMATION**

**FORWARD BIASED SAFE OPERATING AREA**


The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 175°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance—General Data and Its Use" provides detailed instructions.

**SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $BV_{DSS}$ . The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.


The power averaged over a complete switching cycle must be less than:

$$\frac{T_J(\max) - T_C}{R_{\theta JC}}$$




**Figure 7. Resistive Switching Time Variation versus Gate Resistance**


8



**Figure 8. Maximum Rated Forward Biased Safe Operating Area**



**Figure 9. Maximum Rated Switching Safe Operating Area**



**Figure 10. Thermal Response**

### COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of  $I_{FM}$  and peak  $V_{DS}$  for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so  $di/dt$  is specified with a maximum value. Higher values of  $di/dt$  require an appropriate derating of  $I_{FM}$ , peak  $V_{DS}$  or both. Ultimately  $di/dt$  is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during  $t_{rr}$  as the diode goes from conduction to reverse blocking.

$V_{DS(pk)}$  is the peak drain-to-source voltage that the device must sustain during commutation;  $I_{FM}$  is the maximum forward source-drain diode current just prior to the onset of commutation.

$V_R$  is specified at rated  $V_{(BR)DSS}$  to ensure that the CSOA stress is maximized as  $I_S$  decays from  $I_{RM}$  to zero.

$R_{GS}$  should be minimized during commutation.  $T_J$  has only a second order effect on CSOA.

Stray inductances in Motorola's test circuit are assumed to be practical minimums.  $dV_{DS}/dt$  in excess of 10 V/ns was attained with  $di/dt$  of 400 A/ $\mu$ s.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 11. Commutating Waveforms






Figure 13. Commutating Safe Operating Area Test Circuit


**MTP30N06EL**




**Figure 14. Capacitance Variation**



**Figure 15. Maximum Avalanche Energy versus Starting Junction Temperature**



**Figure 16. Unclamped Inductive Switching Test Circuit**



**Figure 17. Unclamped Inductive Switching Waveforms**

et4U.com

8

DataSheet4U.com