

---

# HB56AW272E Series

2,097,152-word × 72-bit High Density Dynamic RAM Module

# HITACHI

---

## Description

The HB56AW272E belongs to 8 Byte DIMM (Dual In-line Memory Module) family, and has been developed as an optimized main memory solution for 4 and 8 Byte processor applications. The HB56AW272E is a 2M × 72 dynamic RAM module, mounted 9 pieces of 16-Mbit DRAM (HM51W17800BTT) sealed in TSOP package and 2 pieces of 16-bit BiCMOS line driver (74LVT16244) sealed in TSSOP package. An outline of the HB56AW272E is 168-pin socket type package (dual lead out). Therefore, the HB56AW272E makes high density mounting possible without surface mount technology. The HB56AW272E provides common data inputs and outputs. Decoupling capacitors are mounted beside each TSOP on the module board.

## Features


- 168-pin socket type package (Dual lead out)
  - Lead pitch: 1.27 mm
- Single 3.3 V (±0.3 V) supply
- High speed
  - Access time:  $t_{RAC} = 60/70/80$  ns (max)
  - Access time:  $t_{CAC} = 20/23/25$  ns (max)
- Low power dissipation
  - Active mode: 3.92/3.60/3.28 W (max)
  - Standby mode (TTL): 101 mW (max)
- Buffered input except  $\overline{RAS}$  and DQ
- 4 byte interleave enabled, dual address input (A0/B0)
- Fast page mode capability
- 2,048 refresh cycles: 32 ms
- 2 variations of refresh
  - $\overline{RAS}$ -only refresh
  - $\overline{CAS}$ -before- $\overline{RAS}$  refresh
- TTL compatible

## HB56AW272E Series

### Ordering Information

Type No.	Access time	Package	Contact pad
HB56AW272E-6B	60 ns	168-pin dual lead out socket type	Gold
HB56AW272E-7B	70 ns		
HB56AW272E-8B	80 ns		

### Pin Arrangement



### Pin Arrangement

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	13	DQ9	25	NC	37	A8
2	DQ0	14	DQ10	26	V <sub>CC</sub>	38	A10
3	DQ1	15	DQ11	27	$\overline{WE0}$	39	NC
4	DQ2	16	DQ12	28	$\overline{CE0}$	40	V <sub>CC</sub>
5	DQ3	17	DQ13	29	NC	41	NC
6	V <sub>CC</sub>	18	V <sub>CC</sub>	30	$\overline{RE0}$	42	NC
7	DQ4	19	DQ14	31	$\overline{OE0}$	43	V <sub>SS</sub>
8	DQ5	20	DQ15	32	V <sub>SS</sub>	44	$\overline{OE2}$
9	DQ6	21	DQ16	33	A0	45	$\overline{RE2}$
10	DQ7	22	DQ17	34	A2	46	$\overline{CE4}$
11	DQ8	23	V <sub>SS</sub>	35	A4	47	NC
12	V <sub>SS</sub>	24	NC	36	A6	48	$\overline{WE2}$

---



---

## HB56AW272E Series

---

### Pin Arrangement (cont)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
49	V <sub>CC</sub>	79	PD1	109	NC	139	DQ56
50	NC	80	PD3	110	V <sub>CC</sub>	140	DQ57
51	NC	81	PD5	111	NC	141	DQ58
52	DQ18	82	PD7	112	NC	142	DQ59
53	DQ19	83	ID0 (V <sub>SS</sub> )	113	NC	143	V <sub>CC</sub>
54	V <sub>SS</sub>	84	V <sub>CC</sub>	114	NC	144	DQ60
55	DQ20	85	V <sub>SS</sub>	115	NC	145	NC
56	DQ21	86	DQ36	116	V <sub>SS</sub>	146	NC
57	DQ22	87	DQ37	117	A1	147	NC
58	DQ23	88	DQ38	118	A3	148	NC
59	V <sub>CC</sub>	89	DQ39	119	A5	149	DQ61
60	DQ24	90	V <sub>CC</sub>	120	A7	150	DQ62
61	NC	91	DQ40	121	A9	151	DQ63
62	NC	92	DQ41	122	NC	152	V <sub>SS</sub>
63	NC	93	DQ42	123	NC	153	DQ64
64	NC	94	DQ43	124	V <sub>CC</sub>	154	DQ65
65	DQ25	95	DQ44	125	NC	155	DQ66
66	DQ26	96	V <sub>SS</sub>	126	B0	156	DQ67
67	DQ27	97	DQ45	127	V <sub>SS</sub>	157	V <sub>CC</sub>
68	V <sub>SS</sub>	98	DQ46	128	NC	158	DQ68
69	DQ28	99	DQ47	129	NC	159	DQ69
70	DQ29	100	DQ48	130	NC	160	DQ70
71	DQ30	101	DQ49	131	NC	161	DQ71
72	DQ31	102	V <sub>CC</sub>	132	$\overline{\text{PDE}}$	162	V <sub>SS</sub>
73	V <sub>CC</sub>	103	DQ50	133	V <sub>CC</sub>	163	PD2
74	DQ32	104	DQ51	134	NC	164	PD4
75	DQ33	105	DQ52	135	NC	165	PD6
76	DQ34	106	DQ53	136	DQ54	166	PD8
77	DQ35	107	V <sub>SS</sub>	137	DQ55	167	ID1 (V <sub>SS</sub> )
78	V <sub>SS</sub>	108	NC	138	V <sub>SS</sub>	168	V <sub>CC</sub>

---

## HB56A W272E Series

---

### Pin Description

Pin Name	Function
A0 to A10, B0	Address Input : A0 to A10, B0 Row Address : A0 to A10, B0 Column Address : A0 to A9, B0 Refresh Address : A0 to A10, B0
DQ0 to DQ71	Data-in/Data-out
$\overline{RE0}$ , $\overline{RE2}$	Row Address Strobe (RAS)
$\overline{CE0}$ , $\overline{CE4}$	Column Address Strobe (CAS)
$\overline{WE0}$ , $\overline{WE2}$	Read/Write Enable
$\overline{OE0}$ , $\overline{OE2}$	Output Enable
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
PD1 to PD8	Presence Detect
ID0, ID1	ID bit
$\overline{PDE}$	Presence Detect Enable
NC	No Connection


### Presence Detect Pin Assignment

Pin Name	Pin No.	$\overline{PDE}$ = Low			$\overline{PDE}$ = High
		60 ns	70 ns	80 ns	All
PD1	79	1	1	1	High-Z
PD2	163	0	0	0	High-Z
PD3	80	0	0	0	High-Z
PD4	164	1	1	1	High-Z
PD5	81	0	0	0	High-Z
PD6	165	1	0	1	High-Z
PD7	82	1	1	0	High-Z
PD8	166	0	0	0	High-Z

1: High Level (Driver Output)

0: Low Level (Driver Output)

Block Diagram



---

## HB56AW272E Series

---

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 to +4.6	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to +4.6	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	$P_t$	10	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

### Recommended DC Operating Conditions ( $T_a = 0$ to $70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{SS}$	0	0	0	V	
	$V_{CC}$	3.0	3.3	3.6	V	1
Input high voltage	$V_{IH}$	2.4	—	$V_{CC} + 0.3$	V	1
Input low voltage	$V_{IL}$	-0.3	—	0.8	V	1

Note: 1. All voltage referred to  $V_{SS}$ .

## HB56AW272E Series

**DC Characteristics** ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	HB56AW272E						Unit	Test conditions	Notes
		60 ns		70 ns		80 ns				
		Min	Max	Min	Max	Min	Max			
Operating current	$I_{CC1}$	—	1090	—	1000	—	910	mA	$t_{RC} = \text{min}$	1, 2
Standby current	$I_{CC2}$	—	28	—	28	—	28	mA	TTL interface $\overline{\text{RAS}}, \overline{\text{CAS}} = V_{IH}$ Dout = High-Z	
		—	19	—	19	—	19	mA	CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}$ Dout = High-Z	
$\overline{\text{RAS}}$ -only refresh current	$I_{CC3}$	—	1090	—	1000	—	910	mA	$t_{RC} = \text{min}$	2
Standby current	$I_{CC5}$	—	55	—	55	—	55	mA	$\overline{\text{RAS}} = V_{IH}$ , $\overline{\text{CAS}} = V_{IL}$ Dout = enable	1
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current	$I_{CC6}$	—	1090	—	1000	—	910	mA	$t_{RC} = \text{min}$	
Fast page mode current	$I_{CC7}$	—	910	—	820	—	775	mA	$t_{PC} = \text{min}$	1, 3
Input leakage current	$I_{LI}$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0 \text{ V} \leq V_{in} \leq 4.6 \text{ V}$	
Output leakage current	$I_{LO}$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0 \text{ V} \leq V_{out} \leq 4.6 \text{ V}$ Dout = disable	
Output high voltage	$V_{OH}$	2.4	$V_{CC}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	High Iout = -2 mA	
Output low voltage	$V_{OL}$	0	0.4	0	0.4	0	0.4	V	Low Iout = 2 mA	

Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected,  $I_{CC}$  max is specified at the output open condition.

2. Address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .

3. Address can be changed once or less while  $\overline{\text{CAS}} = V_{IH}$ .

**Capacitance** ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	$C_{I1}$	—	20	pF	1
Input capacitance ( $\overline{\text{CAS}}, \overline{\text{WE}}, \overline{\text{OE}}$ )	$C_{I2}$	—	20	pF	1
Input capacitance ( $\overline{\text{RAS}}$ )	$C_{I3}$	—	78	pF	1
I/O capacitance (DQ)	$C_{I/O}$	—	20	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{\text{CAS}} = V_{IH}$  to disable Dout.

## HB56AW272E Series

AC Characteristics ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )<sup>\*1, \*2, \*18</sup>

### Test Conditions

- Input rise and fall time: 5 ns
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		HB56AW272E							
		60 ns		70 ns		80 ns			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	$t_{RC}$	110	—	130	—	150	—	ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	40	—	50	—	60	—	ns	
$\overline{\text{CAS}}$ precharge time	$t_{CP}$	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	60	10000	70	10000	80	10000	ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	15	10000	18	10000	20	10000	ns	
Row address setup time	$t_{ASR}$	5	—	5	—	5	—	ns	
Row address hold time	$t_{RAH}$	10	—	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	10	—	15	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	20	47	20	55	ns	3
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	15	25	15	30	15	35	ns	4
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	20	—	23	—	25	—	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	60	—	70	—	80	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to Din delay time	$t_{OED}$	20	—	23	—	25	—	ns	5
$\overline{\text{OE}}$ delay time from Din	$t_{DZO}$	0	—	0	—	0	—	ns	6
$\overline{\text{CAS}}$ delay time from Din	$t_{DZC}$	0	—	0	—	0	—	ns	6
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	7
Refresh period	$t_{REF}$	—	32	—	32	—	32	ms	19



Read Cycle

		HB56AW272E							
		60 ns		70 ns		80 ns			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	—	80	ns	8, 9
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	20	—	23	—	25	ns	9, 10, 17
Access time from address	$t_{\text{AA}}$	—	35	—	40	—	45	ns	9, 11, 17
Access time from $\overline{\text{OE}}$	$t_{\text{OEA}}$	—	20	—	23	—	25	ns	9
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	0	—	ns	12
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	0	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	35	—	40	—	45	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	$t_{\text{CAL}}$	30	—	35	—	40	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	$t_{\text{CLZ}}$	2	—	2	—	2	—	ns	
Output data hold time	$t_{\text{OH}}$	3	—	3	—	3	—	ns	
Output data hold time from $\overline{\text{OE}}$	$t_{\text{OHO}}$	3	—	3	—	3	—	ns	
Output buffer turn-off time	$t_{\text{OFF}}$	—	20	—	20	—	20	ns	13
Output buffer turn-off to $\overline{\text{OE}}$	$t_{\text{OEZ}}$	—	20	—	20	—	20	ns	13
$\overline{\text{CAS}}$ to Din delay time	$t_{\text{CDD}}$	20	—	23	—	25	—	ns	5

Write Cycle

		HB56AW272E							
		60 ns		70 ns		80 ns			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	$t_{\text{WCS}}$	0	—	0	—	0	—	ns	14
Write command hold time	$t_{\text{WCH}}$	10	—	15	—	15	—	ns	
Write command pulse width	$t_{\text{WP}}$	10	—	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	20	—	23	—	25	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	15	—	18	—	20	—	ns	
Data-in setup time	$t_{\text{DS}}$	0	—	0	—	0	—	ns	15
Data-in hold time	$t_{\text{DH}}$	15	—	20	—	20	—	ns	15

## HB56AW272E Series

### Read-Modify-Write Cycle

Parameter	Symbol	HB56AW272E						Unit	Notes
		60 ns		70 ns		80 ns			
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	$t_{RWC}$	155	—	181	—	205	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t_{RWD}$	90	—	103	—	115	—	ns	14
$\overline{CAS}$ to $\overline{WE}$ delay time	$t_{CWD}$	40	—	46	—	50	—	ns	14
Column address to $\overline{WE}$ delay time	$t_{AWD}$	55	—	63	—	70	—	ns	14
$\overline{OE}$ hold time from $\overline{WE}$	$t_{OEH}$	15	—	18	—	20	—	ns	

### Refresh Cycle

Parameter	Symbol	HB56AW272E						Unit	Notes
		60 ns		70 ns		80 ns			
		Min	Max	Min	Max	Min	Max		
$\overline{CAS}$ setup time (CBR refresh cycle)	$t_{CSR}$	10	—	10	—	10	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	$t_{CHR}$	10	—	10	—	10	—	ns	
$\overline{WE}$ setup time (CBR refresh cycle)	$t_{WRP}$	5	—	5	—	5	—	ns	
$\overline{WE}$ hold time (CBR refresh cycle)	$t_{WRH}$	10	—	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	0	—	0	—	0	—	ns	

### Fast Page Mode Cycle

Parameter	Symbol	HB56AW272E						Unit	Notes
		60 ns		70 ns		80 ns			
		Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	$t_{PC}$	40	—	45	—	50	—	ns	
Fast page mode $\overline{RAS}$ pulse width	$t_{RASP}$	—	100000	—	100000	—	100000	ns	16
Access time from $\overline{CAS}$ precharge	$t_{CPA}$	—	40	—	45	—	50	ns	9, 17
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	$t_{CPRH}$	40	—	45	—	50	—	ns	

**Fast Page Mode Read-Modify-Write Cycle**

		HB56AW272E							
		60 ns		70 ns		80 ns			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle time	$t_{PRWC}$	85	—	96	—	105	—	ns	
$\overline{WE}$ delay time from $\overline{CAS}$ precharge	$t_{CPW}$	60	—	68	—	75	—	ns	14

- Notes:
1. AC measurements assume  $t_T = 5$  ns.
  2. An initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{RAS}$ -only refresh cycle or  $\overline{CAS}$ -before- $\overline{RAS}$  refresh). If the internal refresh counter is used, a minimum of eight  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles are required.
  3. Operation with the  $t_{RCD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, then access time is controlled exclusively by  $t_{CAC}$ .
  4. Operation with the  $t_{RAD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RAD}$  (max) is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max) limit, then access time is controlled exclusively by  $t_{AA}$ .
  5. Either  $t_{OED}$  or  $t_{ODD}$  must be satisfied.
  6. Either  $t_{DZO}$  or  $t_{DZC}$  must be satisfied.
  7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).
  8. Assumes that  $t_{RCD} < t_{RCD}$  (max) and  $t_{RAD} < t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
  9. Measured with a load circuit equivalent to 1TTL loads and 100 pF ( $V_{OH} = 2.0$  V,  $V_{OL} = 0.8$  V).
  10. Assumes that  $t_{RCD} \geq t_{RCD}$  (max) and  $t_{RAD} \leq t_{RAD}$  (max).
  11. Assumes that  $t_{RCD} \leq t_{RCD}$  (max) and  $t_{RAD} \geq t_{RAD}$  (max).
  12. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycles.
  13.  $t_{OFF}$  (max) and  $t_{OEZ}$  (max) is define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
  14.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{CPW}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \geq t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \geq t_{RWD}$  (min),  $t_{CWD} \geq t_{CWD}$  (min),  $t_{CPW} \geq t_{CPW}$  (min) and  $t_{AWD} \geq t_{AWD}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  15. These parameters are referenced to  $\overline{CAS}$  leading edge in early write cycle and to  $\overline{WE}$  leading edge in delayed write or read-modify-write cycles.
  16.  $t_{RASP}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
  17. Access time is determined by the longest among  $t_{AA}$ ,  $t_{CAC}$  and  $t_{CPA}$ .
  18. In delayed write or read-modify-write cycle,  $\overline{OE}$  must disable output buffer prior to applying data to the device. After  $\overline{RAS}$  is reset, if  $t_{OEH} \geq t_{CWL}$ , the I/O pins will remain open circuit (high impedance); if  $t_{OEH} \leq t_{CWL}$ , invalid data will be out at each I/O.
  19.  $t_{REF}$  is determined by 2,048 refresh cycle.

# HB56AW272E Series

## Timing Waveforms

Refer to the HM51W17800B Series data sheet.

## Physical Outline

Unit: mm/inch

