

### SILICON GATE CMOS

### 32,768 WORD x 8 BIT CMOS PSEUDO STATIC RAM

#### Description

The TC51832AP is a 256K bit high speed CMOS pseudo static RAM organized as 32,768 words by 8 bits. The TC51832AP utilizes a one transistor dynamic memory cell with CMOS peripheral circuitry to provide high capacity, high speed and low power storage. The TC51832AP operates from a single 5V power supply. Refreshing is supported by a refresh (RFSH) input which enables two types of refreshing - auto refresh and self refresh. The TC51832AP features a static RAM-like interface with a write cycle in which the input data is written into the memory cell at the rising edge of R/W thus simplifying the microprocessor interface.

The TC51832AP is pin-compatible with the 256K bit CMOS static RAM JEDEC standard and is available in a 28-pin, 0.6 inch and 0.3 inch width plastic DIP, and a small outline plastic flat package.


#### Features

- Organization: 32,768 words x 8 bits
- Single 5V power supply
- Fast access time

	TC51832A Family		
	-70	-85	-10
t <sub>CEA</sub> CE Access Time	70ns	85ns	100ns
t <sub>OE</sub> OE Access Time	30ns	35ns	40ns
t <sub>RC</sub> Cycle Time	115ns	135ns	160ns
Power Dissipation	385mW	303mW	248mW
Self Refresh Current	1mA/100µA		

- Auto refresh is supported by an internal refresh address counter
- Self refresh is supported by an internal timer
- Inputs and outputs TTL compatible
- Refresh: 256 refresh cycles/4ms
- Pin compatible: 256K SRAM (JEDEC)
- Package
  - TC51832AP/APL : DIP28-P-600
  - TC51832ASP/ASPL : DIP28-P-300B
  - TC51832AF/AFL : SOP28-P-450

#### Pin Connection (Top View)



#### Pin Names

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
$\overline{\text{OE}}/\text{RFSH}$	Output Enable Input Refresh Input
$\overline{\text{CE}}$	Chip Enable Input
I/O1 ~ I/O8	Data Inputs/Outputs
V <sub>DD</sub>	Power
GND	Ground



**DC Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V	2
V <sub>IH</sub>	Input High Voltage	2.4	—	V <sub>DD</sub> + 1.0	V	
V <sub>IL</sub>	Input Low Voltage	-1.0	—	0.8	V	

**DC Characteristics (Ta = 0 ~ 70°C, V<sub>DD</sub> = 5V±10%)**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES	
I <sub>DDO</sub>	Operating Current (Average) CE, Address cycling: t <sub>RC</sub> = t <sub>RC</sub> min.	70ns version	—	35	70	mA	3,4
		85ns version	—	30	55		
		100ns version	—	25	45		
I <sub>DDs1</sub>	Standby Current CE = V <sub>IH</sub> , OE/RFSH = V <sub>IH</sub>	TC1832AP/ASP/AF	—	—	1	mA	
		TC1832APL/ASPL/AFL	—	—	1		
I <sub>DDs2</sub>	Standby Current CE = V <sub>DD</sub> - 0.2V, OE/RFSH = V <sub>DD</sub> - 0.2V	TC1832AP/ASP/AF	—	—	1	mA	
		TC1832APL/ASPL/AFL	—	—	100		
I <sub>DDF1</sub>	Self Refresh Current (Average) CE = V <sub>IH</sub> , OE/RFSH = V <sub>IL</sub>	TC1832AP/ASP/AF	—	—	1	mA	
		TC1832APL/ASPL/AFL	—	—	1		
I <sub>DDF2</sub>	Self Refresh Current (Average) CE = V <sub>DD</sub> - 0.2V, OE/RFSH = 0.2V	TC1832AP/ASP/AF	—	—	1	mA	
		TC1832APL/ASPL/AFL	—	60	100		
I <sub>I(L)</sub>	Input Leakage Current 0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> , All other Inputs not under test = 0V	—	—	±10	μA		
I <sub>O(L)</sub>	Output Leakage Current Output Disabled (CE = V <sub>IH</sub> or OE/RFSH = V <sub>IH</sub> or R/W = V <sub>IL</sub> ) 0V ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub>	—	—	±10	μA		
V <sub>OH</sub>	Output High Level I <sub>OH</sub> = -1mA	2.4	—	—	V		
V <sub>OL</sub>	Output Low Level I <sub>OL</sub> = 2.1mA	—	—	0.4	V		

**Capacitance\* (V<sub>DD</sub> = 5V, Ta = 25°C, f = 1MHz)**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>I1</sub>	Input Capacitance (A0 - A14)	—	5	pF
C <sub>I2</sub>	Input Capacitance (CE, OE/RFSH, R/W)	—	7	
C <sub>IO</sub>	Input/Output Capacitance	—	7	

\*This parameter is periodically sampled and is not 100% tested.

AC Characteristics (Ta = 0 ~ 70°C, V<sub>DD</sub> = 5V±10%) (Notes: 5, 6, 7, 8)


SYMBOL	PARAMETER	-70		-85		-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read, Write Cycle Time	115	—	135	—	160	—	ns	
t <sub>RMW</sub>	Read Modify Write Cycle Time	175	—	190	—	220	—		
t <sub>CE</sub>	$\overline{CE}$ Pulse Width	70	10,000	85	10,000	100	10,000		
t <sub>P</sub>	$\overline{CE}$ Precharge Time	35	—	40	—	50	—		
t <sub>CEA</sub>	$\overline{CE}$ Access Time	—	70	—	85	—	100		
t <sub>OEa</sub>	$\overline{OE}$ Access Time	—	30	—	35	—	40		
t <sub>CLZ</sub>	$\overline{CE}$ to Output in Low -Z	20	—	20	—	20	—		
t <sub>OLZ</sub>	$\overline{OE}$ to Output in Low -Z	0	—	0	—	0	—		
t <sub>WLZ</sub>	Output Active from End of Write	0	—	0	—	0	—		
t <sub>CHZ</sub>	Chip Disable to Output in High-Z	0	25	0	25	0	30		9
t <sub>OHZ</sub>	$\overline{OE}$ Disable to Output in High-Z	0	25	0	25	0	30		9
t <sub>WHZ</sub>	Write Enable to Output in High-Z	0	25	0	25	0	30		9
t <sub>OSC</sub>	$\overline{OE}$ Setup Time Referenced to $\overline{CE}$	10	—	10	—	10	—		9
t <sub>OHC</sub>	$\overline{OE}$ Hold Time Referenced to $\overline{CE}$	0	—	0	—	0	—		9
t <sub>RCS</sub>	Read Command Setup Time	0	—	0	—	0	—		
t <sub>RCH</sub>	Read Command Hold Time	0	—	0	—	0	—		
t <sub>WP</sub>	Write Pulse Width	25	—	25	—	25	—		
t <sub>WCH</sub>	Write Command Hold Time	40	—	40	—	40	—		
t <sub>CWL</sub>	Write Command to $\overline{CE}$ Lead Time	25	—	25	—	25	—		
t <sub>DSW</sub>	Data Setup Time from R/W	20	—	20	—	20	—		10
t <sub>DSC</sub>	Data Setup Time from $\overline{CE}$	20	—	20	—	20	—		10
t <sub>DHW</sub>	Data Hold Time from R/W	0	—	0	—	0	—		10
t <sub>DHC</sub>	Data Hold Time from $\overline{CE}$	0	—	0	—	0	—		10
t <sub>ASC</sub>	Address Setup Time	0	—	0	—	0	—		11
t <sub>AHC</sub>	Address Hold Time	20	—	20	—	20	—		11
t <sub>FC</sub>	Auto Refresh Cycle Time	115	—	135	—	160	—		
t <sub>RFD</sub>	$\overline{RFSH}$ Delay Time from $\overline{CE}$	35	—	40	—	50	—		
t <sub>FAP</sub>	$\overline{RFSH}$ Pulse Width (Auto Refresh)	80	8,000	80	8,000	80	8,000	12	
t <sub>FP</sub>	$\overline{RFSH}$ Precharge Time	30	—	30	—	30	—	12	
t <sub>FAS</sub>	$\overline{RFSH}$ Pulse Width (Self Refresh)	8,000	—	8,000	—	8,000	—	12	
t <sub>FRS</sub>	$\overline{CE}$ Delay Time from $\overline{RFSH}$ (Self Refresh)	115	—	135	—	160	—	12	
t <sub>REF</sub>	Refresh Period (256 cycles, A0 ~ A7)	—	4	—	4	—	4	ms	
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

Notes:

- 1) Stress greater than those listed under "Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are referenced to GND.
- 3)  $I_{DD0}$  depends on the cycle time.
- 4)  $I_{DD0}$  depends on the output loading. Specified values are obtained with the outputs open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE}$  is required after power-up before proper device operation is achieved.
- 6) AC measurements assume  $t_r = 5$ ns.

7) Timing reference levels

Input Levels	:	$V_{IH} = 2.6V$ $V_{IL} = 0.6V$
Input Reference Levels	:	$V_{IH} = 2.4V$ $V_{IL} = 0.8V$
Output Reference Levels	:	$V_{OH} = 2.2V$ $V_{OL} = 0.8V$




- 8) Measured with a load equivalent to 1 TTL load and 100pF.
- 9)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) For write cycles, the input data is latched at the earlier of R/W or  $\overline{CE}$  rising edge. Therefore, the input data must be valid during the setup time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
- 11) All address inputs are latched at the falling edge of  $\overline{CE}$ . Therefore, all the address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 12) The two refresh operations, auto refresh and self refresh, are defined by the  $\overline{RFSH}$  pulse width under the condition  $\overline{CE} = V_{IH}$ .  
 Auto refresh :  $\overline{RFSH}$  pulse width  $\leq t_{FAP}$  (max.)  
 Self refresh :  $\overline{RFSH}$  pulse width  $\geq t_{FAS}$  (min.)

The timing parameter  $t_{FRS}$  must be met for proper device operation under the following conditions:


- after self refresh
- if  $\overline{RFSH} = "L"$  after power-up

Timing Waveforms


Read Cycle




Read Modify Write Cycle




Write Cycle 2 ( $\overline{OE}$  Clocked)




Read Modify Write Cycle



**CE Only Refresh**



**Auto Refresh**



**Self Refresh**

