# CMOS CROSSPOINT SWITCH WITH CONTROL MEMORY MMC 355 — SERIAL SWITCH ADDRESSING MMC 356 — PARALLEL SWITCH ADDRESSING

### GENERAL DESCRIPTION

The MMC 355 and MMC 356 are CMOS integrated circuits containing a 8x8 array of digitally controlled analog switches together with control memory, address decoders and level translators. The array is organized as 8 multiplexers with common inputs. The multiplexers can be individually inhibited. Any of the 8 multiplexers can be addressed by selecting the appropriate 7 bits (address and inhibit) of the programming word.

For the MMC 355 the address and inhibit bits are loaded serially into an internal shift register on the leading edge of clock signal. For the MMC 356 the programming word is loaded parallely. This operation is performed when the select inputs ( $\overline{S}_1$ ,  $\overline{S}_2$ ,  $S_3$  for the MMC 355;  $S_1$ ,  $S_2$  for the MMC 356) are properly set.

The presence of multiple select inputs facilitates the array connection of such circuits. When the required operating power is applied, the states of the 64 switches must be turned off by inhibiting all the multiplexers in succession.

The MMC 355 and MMC 356 are housed in a 24-pin and a 28-pin dual-in-line package, respectively.

#### **FEATURES**

- Low "on" resistance: 125 () (typ.) over 15 Vp.p. signal-input range for VDD—VEE=15V
- High "off" resistance: channel leakage: ±500 nA (max) for V<sub>DD</sub>—V<sub>FF</sub>=15V
- Internal memory
- Large analog signal capability
- High cross-talk off-state insolation
- Pull-up or pull-down resistors on all digital inputs
  Low power, high noise immunity CMOS technology
- Serial switch addressing, 3 select inputs (MMC 355)
- Parallel switch addressing, 2 select inputs (MMC 356)

### TYPICAL APPLICATIONS

- Telephone switching systems
- Analog or digital multiplexers
- Data acquisition systems
- Test equipments

### ABSOLUTE MAXIMUM RATINGS


V <sub>DD*</sub>	Supply voltage:	G and H types	-0.5	to	20	v			
		E and F types	-0.5	to	18	v			
V <sub>t</sub>	Input voltage		-0.5	to	V <sub>DD</sub> +0.5	V			
$I_1$	DC input current (anyone inp	นฝ			±10	mΑ			
Ptot	Total power dissipation (per package)								
	MMC 355	_			400	mW			
	MMC 356				400				
	Dissipation per output transi	stor for			_				
	$T_{op} = full package-temperatu$			100	mW				
$T_A$	Operating temperature:	G and H types	-55	to	125	°C			
		E and F types	-40	to	85	°C			
T <sub>stg</sub>	Storage temperature	···	-65	to	150	°C			

All voltages are referred to V<sub>SS</sub> pin voltage

# RECOMMENDED OPERATING CONDITIONS


V <sub>DO</sub> #	Supply voltage:	G and H types	3	to	18	V
	•	E and F types	3	to	15	V
$V_1$	Input voltage		0	to	$V_{DD}$	V
TA	Operating temperature:	G and H types	-55	to	125	°C
		E and F types	-40	to	85	°C

### **CONNECTION DIAGRAMS**




### **BLOCK DIAGRAMS**





# PROGRAMMING WORD



# TRUTH TABLE

ADDRES	S						
DYa	DΥ₁	DY٥	DΧ₂	, אם	٥×٥	INH	CONNECTION
0	0	0 1	X X	X X	×	0	MUX 0 inhibited MUX 1 inhibited
•		•	•			•	,
1	1	. 1	<b>X</b>	×	<b>X</b>	o	MUX 7 inhibited
0 0	0	0 0	0 0	0	0 1	1	X0—Y0 X1—Y0
•						1	
O	O	O	1	1	1	i	X7Y0
0	0 0	1	0	0 0	0 1	1	X0—Y1 X1—Y1
	•	•		•	*		
0	O	1	1	1	1	<u>.</u>	X7Y1
		,					
			*				VA V2
1	1 1	1	0 0	0	0 1	1	X0—Y7 X1—Y7
	•	,	•	•		•	•
	1	1	1	1	1	· 1	X7—Y7

X - Don't care

### STATIC ELECTRICAL CHARACTERISTICS

(over recommended operating conditions)

		T							
PARA	METER	V <sub>IS</sub> (V)	V <sub>EE</sub>	V <sub>SS</sub> (V)	V <sub>DD</sub> (V)	Min.	Тур.	Мах.	UNIT
100	Guiescent device current		0	0	5 10 15			60 150 2500	μА
SWIT	СН								
R <sub>ON</sub>	ON resistance	0≤V <sub>I</sub> ≤V <sub>DD</sub>	0	0	5 10 15	i.	470. 180 125	1050 400 280	Ω
ΔR <sub>ON</sub>	(between any 2 channels)		0	0	5 10 15		15 15 10		Ω
OFF channe leakage curren	е		0	n	15			500	nΑ
C capaci- tance	Input - output feedthrough		<b>-</b> 5	-5	5		35		pF
CONTI	ROL								
V <sub>IL</sub>	Input low voltage	=V <sub>DD</sub> through 1 kΩ	V <sub>EE</sub> = R <sub>L</sub> =′ to \	1 kΩ	5 10 15			1,5 3 4	٧
V <sub>IH</sub>	linput high voltage		I <sub>IS</sub> < 2 μA on all OFF channels		5 10 15	3,5 7 11			٧
<sub> </sub> (••)	Input current (Any control input)		V <sub>1</sub> =0/	′15 V	15			60	μΑ
C <sub>i</sub>	Input capacitance (Any data or select input)						5	7,5	рF

<sup>(</sup>e) Determined by minimum feasible leakage measurement for automatic testing

(0.0)


MMC 355: The D,  $\overline{S}_1$ ,  $\overline{S}_2$  inputs are tied to  $V_{DD}$  through a pull-up resistor. The CK and  $S_3$  inputs are tied to  $V_{SS}$  through a pull-down resistor. MMC 356: The  $D_0$ — $D_8$ ,  $S_1$ ,  $S_2$  inputs are tied to  $V_{DD}$  through a pull-up resistors.

### CIRCUITS DESCRIPTION

The MMC 355 and MMC 356 are CMOS integrated circuits containing 64 digitally controlled analog switches, control memory, decoders, level translators and addressing logic.

The switches array and the most logic are powered between  $V_{DD}$  and  $V_{EE}$  and between  $V_{DD}$  and  $V_{SS}$ respectively.

The analog switches array is organized as eight 8.1 common inputs (Xo, X1 ... X2) multiplexers the outputs being Y<sub>D</sub>, Y<sub>1</sub>..., Y<sub>2</sub>.



Crospoint array

Each multiplexer can be inhibited (all its switches are

Each multiplexer must be separately programmed. The programming word is 7 bits long  $(D_6, D_5,...,D_0)$ . The bit allocation follows:

D <sub>6</sub>	D <sub>5</sub>	D₄	$D_3$	Ds	D <sub>1</sub>	Dα
DY2	DY1	DYO	DX5	DX1	DXO	INH

Yselection (MUX selection) X<sub>selection</sub>

Inhibit

(Switch selection)

At a time, no more than one channel can be ON in every multiplexer. Thus, in the whole array, a maximum of 8 switches are ON simultaneously.

The  $D_6$ ,  $D_5$ ,  $D_4$  bits select the multiplexen the  $D_3$ ,  $D_2$   $D_1$  bits select the channel. If  $D_0=0$ , the multiplexen is inhibited (all channels OFF).

If  $D_0=1$ , the channel selected by the  $D_3$ ,  $D_2$ ,  $D_3$  will be ON.


The control memory retains the state of every switch.

When the operating power supply is applied, the States of the analog switches are indeterminate. Therefore, all the multiplexer must be turned off, or properly programmed (8 steps).

The programming word can be serially (MMC 355) or parallely (MMC 356) loaded.

The MMC 355 contains a serial input (D) shift register. The loading is performed on the leading edge of


the CK signal, and begins with the  $D_6$  bit. The operation is accomplished only if the select inputs combination  $(S_1, S_2, +S_3)$  is at logic 1. (See fig. below)




MMC 355 — Loading waveforms

As long as the selection signals are active, the data are shifted through the register without affecting the memory status. When the selection signals are usabled, the information passes from the shift resister jota the control memory.

gister into the control memory. For the MMC 356 version, the programming word is loaded directly in the control memory, as long as the select signal is active ( $S_1, S_2$  is at logic 1).




MMC 356 — Loading waveforms




**MMC 355 WAVEFORMS** 

toff

### **MMC 358 WAVEFORMS**



# TYPICAL BIAS VOLTAGES



# **PROGRAMMING EXAMPLE**

Programming words for a certain configuration (MUX5 inhibited!)

D <sub>6</sub>	0	0	0	0	1	1	1	1
D5	0	0	1	1	0	0	1	1
D4	0	1	0	1	0	1	0	1
D <sub>3</sub>	0	0	1	0	1	X	0	0
D <sub>2</sub>	0	0	0	1	0	X	1	0
D <sub>1</sub>	1	0	0	0	1	X	1	0
Do	1	1	1	1	1	0	1	1

