# 16 Mbit (x8/x16) Concurrent SuperFlash SST36VF1601E / SST36VF1602E



Data Sheet

#### **FEATURES:**

- Organized as 1M x16 or 2M x8
- Dual Bank Architecture for Concurrent Read/Write Operation
  - 16 Mbit Bottom Sector Protection
    - SST36VF1601E: 12 Mbit + 4 Mbit
  - 16 Mbit Top Sector Protection
    - SST36VF1602E: 4 Mbit + 12 Mbit
- Single 2.7-3.6V for Read and Write Operations
- Superior Reliability
  - Endurance: 100,000 cycles (typical)
  - Greater than 100 years Data Retention
- Low Power Consumption:
  - Active Current: 6 mA typical
  - Standby Current: 4 μA typical
  - Auto Low Power Mode: 4 μA typical
- Hardware Sector Protection/WP# Input Pin
  - Protects the 4 outermost sectors (8 KWord) in the larger bank by driving WP# low and unprotects by driving WP# high
- Hardware Reset Pin (RST#)
  - Resets the internal state machine to reading array data
- Byte# Pin
  - Selects 8-bit or 16-bit mode
- Sector-Erase Capability
  - Uniform 2 KWord sectors
- Chip-Erase Capability

- Block-Erase Capability
  - Uniform 32 KWord blocks
- Erase-Suspend / Erase-Resume Capabilities
- Security ID Feature
  - SST: 128 bitsUser: 128 bits
- Fast Read Access Time
  - 70 ns
- Latched Address and Data
- Fast Erase and Program (typical):
  - Sector-Erase Time: 18 ms
    Block-Erase Time: 18 ms
    Chip-Erase Time: 35 ms
    Program Time: 7 µs
- Automatic Write Timing
  - Internal V<sub>PP</sub> Generation
- End-of-Write Detection
  - Toggle Bit
  - Data# Polling
  - Ready/Busy# pin
- CMOS I/O Compatibility
- Conforms to Common Flash Memory Interface (CFI)
- JEDEC Standards
  - Flash EEPROM Pinouts and command sets
- Packages Available
  - 48-ball TFBGA (6mm x 8mm)
  - 48-lead TSOP (12mm x 20mm)
- All non-Pb (lead-free) devices are RoHS compliant

#### PRODUCT DESCRIPTION

The SST36VF1601E and SST36VF1602E are 1M x16 or 2M x8 CMOS Concurrent Read/Write Flash Memory manufactured with SST's proprietary, high performance CMOS SuperFlash memory technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The devices write (Program or Erase) with a 2.7-3.6V power supply and conform to JEDEC standard pinouts for x8/x16 memories.

Featuring high performance Program, these devices provide a typical Program time of 7 µsec and use the Toggle Bit, Data# Polling, or RY/BY# to detect the completion of the Program or Erase operation. To protect against inadvertent write, the devices have on-chip hardware and Software Data Protection schemes. Designed, manufactured,

and tested for a wide spectrum of applications, these devices are offered with a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

These devices are suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, the devices significantly improve performance and reliability, while lowering power consumption. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications.



SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

To meet high-density, surface-mount requirements, these devices are offered in 48-ball TFBGA and 48-lead TSOP packages. See Figures 5 and 6 for pin assignments.

#### **Device Operation**

Memory operation functions are initiated using standard microprocessor write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

#### **Auto Low Power Mode**

These devices also have the **Auto Lower Power** mode which puts them in a near standby mode within 500 ns after data has been accessed with a valid Read operation. This reduces the  $I_{DD}$  active Read current to 4  $\mu$ A typically. While CE# is low, the devices exit Auto Low Power mode with any address transition or control signal transition used to initiate another Read cycle, with no access time penalty.

#### **Concurrent Read/Write Operation**

The dual bank architecture of these devices allows the Concurrent Read/Write operation whereby the user can read from one bank while programming or erasing in the other bank. For example, reading system code in one bank while updating data in the other bank.

#### **CONCURRENT READ/WRITE STATE**

Bank 1	Bank 2
Read	No Operation
Read	Write
Write	Read
Write	No Operation
No Operation	Read
No Operation	Write

**Note:** For the purposes of this table, write means to perform Blockor Sector-Erase or Program operations as applicable to the appropriate bank.

#### **Read Operation**

The Read operation is controlled by CE# and OE#; both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in a high impedance state when either CE# or OE# is high. Refer to the Read cycle timing diagram for further details (Figure 7).

#### **Program Operation**

These devices are programmed on a word-by-word or byte-by-byte basis depending on the state of the BYTE# pin. Before programming, one must ensure that the sector which is being programmed is fully erased.

The Program operation is accomplished in three steps:

- 1. Software Data Protection is initiated using the three-byte load sequence.
- 2. Address and data are loaded.
  - During the Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first.
- 3. The internal Program operation is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed typically within 7 μs.

See Figures 8 and 9 for WE# and CE# controlled Program operation timing diagrams and Figure 23 for flowcharts. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during an internal Program operation are ignored.

## 16 Mbit Concurrent SuperFlash SST36VF1601E / SST36VF1602E



Data Sheet

#### **Sector-Erase/Block-Erase Operation**

These devices offer both Sector-Erase and Block-Erase operations. These operations allow the system to erase the devices on a sector-by-sector (or block-by-block) basis. The sector architecture is based on a uniform sector size of 2 KWord. The Block-Erase mode is based on a uniform block size of 32 KWord. The Sector-Erase operation is initiated by executing a six-byte command sequence with a Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (50H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. Any commands issued during the Sector- or Block-Erase operation are ignored except Erase-Suspend and Erase-Resume. See Figures 13 and 14 for timing waveforms.

#### **Chip-Erase Operation**

The devices provide a Chip-Erase operation, which allows the user to erase all sectors/blocks to the "1" state. This is useful when a device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid Read is Toggle Bit or Data# Polling. Any commands issued during the Chip-Erase operation are ignored. See Table 5 for the command sequence, Figure 12 for timing diagram, and Figure 27 for the flowchart. When WP# is low, any attempt to Chip-Erase will be ignored.

#### **Erase-Suspend/Erase-Resume Operations**

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation thus allowing data to be read from any memory location, or program data into any sector/block that is not suspended for an Erase operation. The operation is executed by issuing a one-byte command sequence with Erase-Suspend command (B0H). The device automatically enters read mode no more than 10 us after the Erase-Suspend command had been issued. (TES maximum latency equals 10 µs.) Valid data can be read from any sector or block that is not suspended from an Erase operation. Reading at address location within erasesuspended sectors/blocks will output DQ2 toggling and DQ6 at "1". While in Erase-Suspend mode, a Program operation is allowed except for the sector or block selected for Erase-Suspend. To resume Sector-Erase or Block-Erase operation which has been suspended, the system must issue an Erase-Resume command. The operation is executed by issuing a one-byte command sequence with Erase Resume command (30H) at any address in the onebyte sequence.

#### Write Operation Status Detection

These devices provide one hardware and two software means to detect the completion of a Write (Program or Erase) cycle in order to optimize the system Write cycle time. The hardware detection uses the Ready/Busy# (RY/BY#) output pin. The software detection includes two status bits: Data# Polling (DQ $_7$ ) and Toggle Bit (DQ $_6$ ). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Ready/Busy# (RY/BY#), a Data# Polling (DQ7), or Toggle Bit (DQ6) Read may be simultaneous with the completion of the Write cycle. If this occurs, the system may get an erroneous result, i.e., valid data may appear to conflict with either DQ7 or DQ6. In order to prevent spurious rejection if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both Reads are valid, then the Write cycle has completed, otherwise the rejection is valid.



#### Ready/Busy# (RY/BY#)

The devices include a Ready/Busy# (RY/BY#) output signal. RY/BY# is an open drain output pin that indicates whether an Erase or Program operation is in progress. Since RY/BY# is an open drain output, it allows several devices to be tied in parallel to  $V_{DD}$  via an external pull-up resistor. After the rising edge of the final WE# pulse in the command sequence, the RY/BY# status is valid.

When RY/BY# is actively pulled low, it indicates that an Erase or Program operation is in progress. When RY/BY# is high (Ready), the devices may be read or left in standby mode.

#### Byte/Word (BYTE#)

The device includes a BYTE# pin to control whether the device data I/O pins operate x8 or x16. If the BYTE# pin is at logic "1" ( $V_{IH}$ ) the device is in x16 data configuration: all data I/O pins DQ<sub>0</sub>-DQ<sub>15</sub> are active and controlled by CE# and OE#.

If the BYTE# pin is at logic "0", the device is in x8 data configuration: only data I/O pins  $DQ_0$ - $DQ_7$  are active and controlled by CE# and OE#. The remaining data pins  $DQ_8$ - $DQ_{14}$  are at Hi-Z, while pin  $DQ_{15}$  is used as the address input  $A_{-1}$  for the Least Significant Bit of the address bus.

#### Data# Polling (DQ<sub>7</sub>)

When the devices are in an internal Program operation, any attempt to read  $DQ_7$  will produce the complement of the true data. Once the Program operation is completed,  $DQ_7$  will produce true data. During internal Erase operation, any attempt to read  $DQ_7$  will produce a '0'. Once the internal Erase operation is completed,  $DQ_7$  will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block-, or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 10 for Data# Polling ( $DQ_7$ ) timing diagram and Figure 24 for a flowchart.

#### Toggle Bits (DQ<sub>6</sub> and DQ<sub>2</sub>)

During the internal Program or Erase operation, any consecutive attempts to read  $DQ_6$  will produce alternating "1"s and "0"s, i.e., toggling between 1 and 0. When the internal Program or Erase operation is completed, the  $DQ_6$  bit will stop toggling. The device is then ready for the next operation. The toggle bit is valid after the rising edge of the fourth WE# (or CE#) pulse for Program operations. For Sector-, Block-, or Chip-Erase, the toggle bit ( $DQ_6$ ) is valid after the rising edge of sixth WE# (or CE#) pulse.  $DQ_6$  will be set to "1" if a Read operation is attempted on an Erase-suspended Sector/Block. If Program operation is initiated in a sector/block not selected in Erase-Suspend mode,  $DQ_6$  will toggle.

An additional Toggle Bit is available on  $DQ_2$ , which can be used in conjunction with  $DQ_6$  to check whether a particular sector is being actively erased or erase-suspended. Table 1 shows detailed status bit information. The Toggle Bit ( $DQ_2$ ) is valid after the rising edge of the last WE# (or CE#) pulse of a Write operation. See Figure 11 for Toggle Bit timing diagram and Figure 24 for a flowchart.

**TABLE 1: WRITE OPERATION STATUS** 

Status		DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>2</sub>	RY/BY#
Normal Operation	Standard Program	DQ7#	Toggle	No Toggle	0
	Standard Erase	0	Toggle	Toggle	0
Erase- Suspend Mode	Read From Erase Suspended Sector/Block	1	1	Toggle	1
	Read From Non-Erase Suspended Sector/Block	Data	Data	Data	1
	Program	DQ7#	Toggle	N/A	0

T1.1 1274

Note: DQ<sub>7</sub>, DQ<sub>6</sub>, and DQ<sub>2</sub> require a valid address when reading status information. The address must be in the bank where the operation is in progress in order to read the operation status. If the address is pointing to a different bank (not busy), the device will output array data.

## 16 Mbit Concurrent SuperFlash SST36VF1601E / SST36VF1602E



Data Sheet

#### **Data Protection**

The devices provide both hardware and software features to protect nonvolatile data from inadvertent writes.

#### **Hardware Data Protection**

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle.

 $\underline{V_{DD}}$  Power Up/Down Detection: The Write operation is inhibited when  $V_{DD}$  is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

#### **Hardware Block Protection**

The devices provide hardware block protection which protects the outermost 8 KWord in the larger bank. The block is protected when WP# is held low. See Figures 1, 2, 3, and 4 for Block-Protection location.

A user can disable block protection by driving WP# high. This allows data to be erased or programmed into the protected sectors. WP# must be held high prior to issuing the Write command and remain stable until after the entire Write operation has completed. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block.

#### **Hardware Reset (RST#)**

The RST# pin provides a hardware method of resetting the devices to read array data. When the RST# pin is held low for at least  $T_{RP}$ , any in-progress operation will terminate and return to Read mode (see Figure 20). When no internal Program/Erase operation is in progress, a minimum period of  $T_{RHR}$  is required after RST# is driven high before a valid Read can take place (see Figure 19).

The Erase operation that has been interrupted needs to be reinitiated after the device resumes normal operation mode to ensure data integrity.

#### **Software Data Protection (SDP)**

These devices provide the JEDEC standard Software Data Protection scheme for all data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of the six-byte sequence. The devices are shipped with the Software Data Protection permanently enabled. See Table 5 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode within  $T_{\rm RC}$ . The contents of  $DQ_{\rm 15}$ - $DQ_{\rm 8}$  can be  $V_{\rm IL}$  or  $V_{\rm IH}$ , but no other value during any SDP command sequence.

#### **Common Flash Memory Interface (CFI)**

These devices also contain the CFI information to describe the characteristics of the devices. In order to enter the CFI Query mode, the system must write the three-byte sequence, same as the Software ID Entry command with 98H (CFI Query command) to address 555H in the last byte sequence. See Figure 16 for CFI Entry and Read timing diagram. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 6 through 8. The system must write the CFI Exit command to return to Read mode from the CFI Query mode.

#### Security ID

The SST36VF160xE devices offer a 256-bit Security ID space. The Secure ID space is divided into two 128-bit segments-one factory programmed segment and one user programmed segment. The first segment is programmed and locked at SST with a unique, 128-bit number. The user segment is left un-programmed for the customer to program as desired. To program the user segment of the Security ID, the user must use the Security ID Program command. End-of-Write status is checked by reading the toggle bits. Data# Polling is not used for Security ID End-of-Write detection. Once programming is complete, the Sec ID should be locked using the User Sec ID Program Lock-Out. This disables any future corruption of this space. Note that regardless of whether or not the Sec ID is locked, neither Sec ID segment can be erased. The Secure ID space can be gueried by executing a three-byte command sequence with Query Sec ID command (88H) at address 555H in the last byte sequence. See Figure 18 for timing diagram. To exit this mode, the Exit Sec ID command should be executed. Refer to Table 5 for more details.



#### **Product Identification**

The Product Identification mode identifies the devices and manufacturer. For details, see Table 2 for software operation, Figure 15 for the Software ID Entry and Read timing diagram and Figure 25 for the Software ID Entry command sequence flowchart. The addresses  $A_{19}$  and  $A_{18}$  indicate a bank address. When the addressed bank is switched to Product Identification mode, it is possible to read another address from the same bank without issuing a new Software ID Entry command.

**TABLE 2: PRODUCT IDENTIFICATION** 


	Address	Data
Manufacturer's ID	BK0000H	00BFH
Device ID		
SST36VF1601E	BK0001H	734BH
SST36VF1602E	BK0001H	734AH

T2.0 1274

Note: BK = Bank Address (A<sub>19</sub>-A<sub>18</sub>)

### Product Identification Mode Exit/CFI Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exit is accomplished by issuing the Software ID Exit command sequence, which returns the device to the Read mode. This command may also be used to reset the device to the Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. Please note that the Software ID Exit/CFI Exit command is ignored during an internal Program or Erase operation. See Table 5 for the software command code, Figure 17 for timing waveform and Figure 26 for a flowchart.





Bottom Sector Protection; 32 KWord Blocks; 2 KWord Sectors

FFFFFH F8000H	Block 31	
F7FFFH	Block 30	
F0000H EFFFFH	51 1 44	1
E8000H	Block 29	
E7FFFH E0000H	Block 28	Bank 2
DFFFFH	DI 1.07	긎
D8000H	Block 27	N
D7FFFH D0000H	Block 26	
CFFFFH	DI 1.05	1
C8000H	Block 25	
C7FFFH C0000H	Block 24	
BFFFFH	Block 23	
B8000H	DIOCK 23	
B7FFFH B0000H	Block 22	
AFFFFH	Plook 01	1
A8000H	Block 21	
A7FFFH A0000H	Block 20	
9FFFFH	Block 19	]
98000H 97FFFH	DI 1.40	1
90000H	Block 18	
8FFFFH 88000H	Block 17	
87FFFH	Block 16	1
80000H 7FFFFH	2.00.1.0	-
78000H	Block 15	
77FFFH	Block 14	
70000H 6FFFFH	Disabilities	1
68000H	Block 13	
67FFFH 60000H	Block 12	œ
5FFFFH	Block 11	an
58000H 57FFFH	BIOCK 11	\ \times_
50000H	Block 10	-
4FFFFH	Block 9	1
48000H 47FFFH		-
40000H	Block 8	
3FFFFH	Block 7	
38000H 37FFFH	5	1
30000H	Block 6	
2FFFFH 28000H	Block 5	
27FFFH	Disal: 4	1
20000H	Block 4	
1FFFFH 18000H	Block 3	
17FFFH	Block 2	1
10000H	DIOUK Z	-
0FFFFH 08000H	Block 1	
07FFFH		1
02000H 01FFFH	Block 0	
00000H		
	10-	74 E01 0

8 KWord Sector Protection (4-2 KWord Sectors)

1274 F01.0

Note: The address input range in x16 mode (BYTE#= $V_{IH}$ ) is  $A_{19}$ - $A_0$ 

FIGURE 1: SST36VF1601E, 1M x16 CONCURRENT SUPERFLASH DUAL-BANK MEMORY ORGANIZATION



Bottom Sector Protection; 64 KByte Blocks; 4 KByte Sectors

1FFFFH 1F0000H	Block 31	
1EFFFFH 1E0000H	Block 30	
1DFFFFH	Block 29	
1D0000H 1CFFFH		œ
1C0000H	Block 28	an
1BFFFFH 1B0000H	Block 27	Bank 2
1AFFFFH	Block 26	'
1A0000H 19FFFFH	BIOCK 20	
190000H	Block 25	
18FFFFH 180000H	Block 24	
17FFFFH	Ploak 22	
170000H	Block 23	
16FFFFH 160000H	Block 22	
15FFFFH	Block 21	1
150000H	DIOCK 2 I	
14FFFFH 140000H	Block 20	
13FFFFH	Block 19	
130000H 12FFFFH	DI 1.40	
120000H	Block 18	
11FFFFH 110000H	Block 17	
10FFFFH	Block 16	1
100000H 0FFFFH	Blook 10	
0F0000H	Block 15	
0EFFFFH 0E0000H	Block 14	
0DFFFFH	Block 13	
0D0000H 0CFFFH	BIOCK 13	
0C0000H	Block 12	ᄧ
0BFFFFH	Block 11	<u>n</u>
0B0000H 0AFFFH		$\frac{1}{2}$
0A0000H	Block 10	
09FFFFH 090000H	Block 9	
08FFFFH	Block 8	1
080000H 07FFFH	DIOCK 6	
070000H	Block 7	
06FFFFH	Block 6	1
060000H 05FFFFH		
050000H	Block 5	
04FFFFH 040000H	Block 4	
03FFFFH	Ploak 2	
030000H	Block 3	
02FFFFH 020000H	Block 2	
01FFFFH	Block 1	1
010000H 00FFFFH	2.501(1	
004000H	Block 0	
003FFFH	DIOCK U	
000000H	107	<u> </u> '4 F02.0
	127	¬ 1 U∠.U

16 KByte Sector Protection (4-4 KByte Sectors)

1274 F02.0

Note: The address input range in x8 mode (BYTE#=V<sub>IL</sub>) is A<sub>19</sub>-A<sub>-1</sub>

FIGURE 2: SST36VF1601E, 2M x8 CONCURRENT SUPERFLASH DUAL-BANK MEMORY ORGANIZATION



#### Top Block Protection; 32 KWord Blocks; 2 KWord Sectors

8 KWord Block Protection (4 - 2 KWord Sectors)

FFFFH   FE000H   FDFFFH   FE000H   FDFFFH   F8000H   F7FFFH   F0000H   Block 30   F7FFFH   F0000H   Block 29   E7FFFH   E0000H   Block 28   DFFFFH   B0000H   Block 26   DFFFFH   D0000H   Block 26   C7FFFH   D0000H   Block 25   C7FFFH   C0000H   Block 25   C7FFFH   C0000H   Block 23   B7FFFH   B8000H   Block 23   B7FFFH   B0000H   Block 21   A7FFFH   A8000H   Block 20   9FFFFH   A8000H   Block 19   97FFFH   98000H   Block 19   97FFFH   98000H   Block 16   F7FFFH   B0000H   Block 16   F7FFFH   B0000H   Block 16   F7FFFH   B0000H   Block 14   F7FFFH   B0000H   Block 14   F7FFFH   B0000H   Block 12   F7FFFH   B0000H   Block 12   F7FFFH   B0000H   Block 10   F7FFFH   Block 3   F7FFFH   Block 4   F7FFFH   Block 5   F7FFFH   Block 6   F7FFFH   Block 6   F7FFFH   Block 10   F7FFFH   Block 3   F7FFFH   Block 4   F7FFFH   Block 1   F7FFFH   Block 3   F7FFFH   Block 3   F7FFFH   Block 3   F7FFFH   Block 1   F7FFFH   Block 1   F7FFFH   Block 2   F7FFFH   Block 3   F7FFFH   Block 3   F7FFFH   Block 1   F7FFFH   Block 1   F7FFFH   Block 3   F7FFFH   Block 1   F7FFFH   Block 3   F7FFFH   Block 1   F7FFFH   Block 2   F7FFFH   Block 1   F7FFFH   Block 3   F7FFFH   Block 3   F7FFFH   Block 1   F7FFFH   Block 1   F7FFFH   Block 3   F7FFFH   Block 3   F7FFFH   Block 1   F7FFFH   Block 2   F7FFFH   Block 1   F7FFFH   Block 2   F7FFFH   Block 3   F7FFFH   Block 3   F7FFFH   Block 1   F7FFFH   Block 1   F7FFFH   Block 2   F7FFFH   Block 3   F7FFFH   Block 1   F7FFFH   Block 1   F7FFFH   Block 1   F7FFFH   Block 2   F7FFFH   Block 3   F7FFFH   Block 3   F7FFFH   Block 3   F7FFFH   Block 4   F7FFFH   Block 5   F7FFFH   Block 6   F7FFFH	,		
F8000H   F7FFFH   F0000H   Block 30	FE000H	Block 31	
F7FFFH			
F0000H   Block 30			1
Biock 29		Block 30	
Block 29			1
Block 28		Block 29	
Block 27		Plack 00	1
D8000H   Block 27	E0000H	DIOUK 20	
D8000H   D7FFFH   D0000H   Block 26   CFFFFH   C8000H   Block 25   C7FFFH   C0000H   Block 24   BFFFFH   B8000H   Block 23   B7FFFH   B0000H   Block 22   AFFFFH   A8000H   Block 20   A7FFFH   A0000H   Block 19   Block 19   Block 18   B7FFFH   B0000H   Block 18   B7FFFH   B0000H   Block 16   Block 17   Block 16   Block 16   Block 15   Block 16   Block 15   Block 16   Block 10   Blo		Block 27	
D0000H   Block 26		2.001.27	ļ
CFFFFH		Block 26	
C8000H         Block 25           C7FFFH         C0000H           BFFFFH         Block 23           BFFFFH         Block 23           B7FFFH         Block 22           AFFFFH         Block 21           A8000H         Block 21           A8000H         Block 20           9FFFFH         Block 19           9FFFFH         Block 19           97FFFH         Block 18           8FFFFH         Block 17           87FFFH         Block 16           7FFFFH         Block 16           7FFFFH         Block 15           77FFFH         Block 14           6FFFFH         Block 13           67FFFH         Block 13           67FFFH         Block 12           5FFFFH         Block 10           4FFFFH         Block 9           47FFFH         Block 8           3FFFFH         Block 6           2FFFFH         Block 6           2FFFFH         Block 3           37FFFH         Block 3 </td <td></td> <td></td> <td>1</td>			1
C7FFFH		Block 25	
Block 24   Block 23   Breffer   Block 23   Breffer   Block 22   Affer   Block 22   Affer   Asoooh   Block 21   A7FFFH   A8000H   Block 20   A7FFFH   A8000H   Block 19   A7FFFH   A8000H   Block 19   A7FFFH   Block 18   Breffer   Block 18   Breffer   Block 16   A7FFFH   Block 15   A7FFFH   Block 14   A7FFFH   Block 14   A7FFFH   Block 14   A7FFFH   Block 14   A7FFFH   Block 12   A7FFFH   Block 10   A7FFFH   Block 10   A7FFFH   Block 10   A7FFFH   Block 8   A7FFFH   Block 8   A7FFFH   A8000H   Block 8   A7FFFH   A8000H   Block 6   A7FFFH   A8000H   Block 6   A7FFFH   A8000H   Block 6   A7FFFH   A8000H   Block 6   A7FFFFH   A8000H   Block 6   A7FFFFH   A8000H   Block 10   A7FFFH   A8000H   Block 2   A7FFFH   A8000H   Block 2   A7FFFH   A8000H   Block 1   A7FFFH   A8000H   Block 2   A7FFFH   A8000H   Block 2   A7FFFH   A8000H   Block 1   A7FFFFH   A8000H   Block 2   A7FFFH   A8000H   Block 1   A7FFFFH   A8000H   Block 0   A7FFFFH   A8000H   A7FFFFH   A8000H   Block 0   A7FFFFH   A8000H   A7FFFFH   A8000H   A7FFFFH   A8000H   A7FFFH   A8000H   A7FFFH   A8000H   A7FFFH   A8000H   A7FF			1
B8000H   Block 23		Block 24	
B8000H   B10ck 22   B7FFFH   B0000H   B10ck 21   A7FFFH   A8000H   B10ck 20   A7FFFH   A8000H   B10ck 19   A7FFFH   B10ck 18   B10ck 18   B10ck 17   B10ck 16   B10ck 16   B10ck 16   B10ck 15   B10ck 15   B10ck 15   B10ck 15   B10ck 14   B10ck 15   B10ck 14   B10ck 14   B10ck 14   B10ck 14   B10ck 15   B10ck 15   B10ck 11   B10ck 10   B10	BFFFFH	Blook 22	
B0000H   Block 22	B8000H	DIOCK 23	
## AFFFFH ## A8000H ## Block 21 ## A8000H ## Block 20 ## AFFFFH ## A8000H ## Block 19 ## A8000H ## Block 18 ## A8000H ## Block 17 ## A8000H ## Block 16 ## A8000H ## Block 15 ## A8000H ## Block 15 ## A8000H ## Block 14 ## A8000H ## Block 14 ## A8000H ## Block 14 ## A8000H ## Block 12 ## A8000H ## Block 11 ## A8000H ## Block 10 ## A8000H ## Block 10 ## A8000H ## Block 10 ## A8000H ## A8000H ## Block 8 ## A8000H ## Block 8 ## A8000H ## Block 6 ## A8000H ## Block 10 ## A8000H ## Block 10 ## A8000H ## Block 2 ## A8000H ## Block 2 ## A8000H ## Block 1 ## A8000H ## Block 2 ## A8000H ## Block 1 ## A8000H ## A8000H ## Block 1 ## A8000H ## Block 0 ## A8000H ## Block 0 ## A8000H ## A8000H ## Block 0 ## A8000H ## A8000H ## A8000H ## Block 0 ## A8000H ## A8000H ## A8000H ## Block 0 ## A8000H ## A8000H ## A8000H ## Block 0 ## A8000H ## A8000H ## A8000H ## A8000H ## A8000H ## A8000H ## Block 0 ## A8000H ## A800		Block 22	
## A8000H ## Block 20  ## A7FFFH ## A0000H ## Block 19  ## 97FFFH ## 98000H ## Block 18  ## 8FFFFH ## 80000H ## Block 17  ## 87FFFH ## 80000H ## Block 15  ## 77FFFH ## 78000H ## Block 14  ## 6FFFFH ## 80000H ## Block 13  ## 67FFFH ## 80000H ## Block 13  ## 67FFFH ## 80000H ## Block 12  ## 5FFFFH ## 80000H ## Block 10  ## 57FFFH ## 80000H ## Block 10  ## 57FFFH ## 80000H ## Block 9  ## 48000H ## Block 9  ## 48000H ## Block 8  ## 3FFFFH ## 40000H ## Block 6  ## 2FFFFH ## 38000H ## Block 6  ## 2FFFFH ## 38000H ## Block 5  ## 27FFFH ## 20000H ## Block 5  ## 27FFFH ## 20000H ## Block 3  ## 17FFFH ## 10000H ## Block 2  ## 07FFFH ## 10000H ## Block 1  ## 17FFFH ## 10000H ## Block 1  ## 17FFFH ## 10000H ## Block 1  ## 10000H ## 10000H ## Block 1  ## 10000H ## 100000H ## 100000H ## 10000H ## 100000H ## 100000H ## 100000H ## 100000H #		2.001.22	
9FFFFH 98000H 97FFFH 98000H Block 18 8FFFFH 90000H 8FFFFH 88000H Block 16 7FFFFH 78000H FFFFH 78000H Block 15 77FFFH 78000H Block 13 67FFFH 68000H Block 13 67FFFH 68000H Block 11 57FFFH 58000H Block 11 57FFFH 58000H Block 10 4FFFFH 48000H Block 8 3FFFFH 48000H Block 8 3FFFFH 38000H Block 6 2FFFFH 38000H Block 7 37FFFH 38000H Block 6 2FFFFH 28000H Block 5 27FFFH 28000H Block 10 Block 6  2FFFFH 18000H Block 6  17FFFH 18000H Block 10		Block 21	$\Box$
9FFFFH 98000H 97FFFH 98000H Block 18 8FFFFH 90000H 8FFFFH 88000H Block 16 7FFFFH 78000H FFFFH 78000H Block 15 77FFFH 78000H Block 13 67FFFH 68000H Block 13 67FFFH 68000H Block 11 57FFFH 58000H Block 11 57FFFH 58000H Block 10 4FFFFH 48000H Block 8 3FFFFH 48000H Block 8 3FFFFH 38000H Block 6 2FFFFH 38000H Block 7 37FFFH 38000H Block 6 2FFFFH 28000H Block 5 27FFFH 28000H Block 10 Block 6  2FFFFH 18000H Block 6  17FFFH 18000H Block 10			<u>a</u>
9FFFFH 98000H 97FFFH 98000H Block 18 8FFFFH 90000H 8FFFFH 88000H Block 16 7FFFFH 78000H FFFFH 78000H Block 15 77FFFH 78000H Block 13 67FFFH 68000H Block 13 67FFFH 68000H Block 11 57FFFH 58000H Block 11 57FFFH 58000H Block 10 4FFFFH 48000H Block 8 3FFFFH 48000H Block 8 3FFFFH 38000H Block 6 2FFFFH 38000H Block 7 37FFFH 38000H Block 6 2FFFFH 28000H Block 5 27FFFH 28000H Block 10 Block 6  2FFFFH 18000H Block 6  17FFFH 18000H Block 10		Block 20	ᅡ
98000H 97FFFH 90000H Block 18  8FFFFH 88000H Block 17  87FFFH 80000H Block 16  7FFFFH 78000H Block 15  77FFFH 70000H Block 13  67FFFH 68000H Block 12  5FFFFH 58000H Block 11  57FFFH 58000H Block 11  57FFFH 58000H Block 10  4FFFFH 48000H Block 8  3FFFFH 48000H Block 8  3FFFFH 38000H Block 6  2FFFFH 38000H Block 6  2FFFFH Block 6  2FFFFH Block 6  2FFFFH Block 3  17FFFH Block 3  17FFFH Block 2  0FFFFH Block 1		DI 1.10	N
90000H  8FFFFH 88000H  8FFFFH 80000H  7FFFFH 78000H  6FFFFH 70000H  6FFFFH 68000H  6FFFFH 68000H  6FFFFH 68000H  5FFFFH 68000H  5FFFFH 58000H  5FFFFH 58000H  4FFFFH 58000H  57FFFH 58000H  4FFFFH 58000H  4FFFFH 58000H  4FFFFH 58000H  58000	98000H	Block 19	]
SOUDH   STEFFH   STEFFH   SOUDH   STEFFH	97FFFH	Block 18	
88000H         Block 17           87FFFH         80000H           7FFFFH         Block 16           7FFFFH         Block 15           77FFFH         78000H           77FFFH         Block 14           6FFFFH         Block 13           67FFFH         Block 12           5FFFFH         Block 11           57FFFH         Block 10           4FFFFH         48000H           4FFFFH         Block 9           47FFFH         40000H           47FFFH         Block 8           3FFFFH         38000H           37FFFH         Block 6           2FFFFH         28000H           2FFFFH         Block 5           27FFFH         20000H           1FFFFH         Block 3           17FFFH         10000H           17FFFH         Block 2           0FFFFH         0800H           17FFFH         10000H		2.001.10	
87FFFH 80000H  7FFFFH 78000H  7FFFFH 78000H  Block 15  77FFFH 70000H  6FFFFH 68000H  67FFFH 68000H  67FFFH 58000H  5FFFFH 58000H  5FFFFH 58000H  5FFFFH 58000H  4FFFFH 48000H  4FFFFH 48000H  4FFFFH 48000H  Block 10  4FFFFH 48000H  Block 8  3FFFFH 38000H  3FFFFH 38000H  Block 6  2FFFFH 28000H  1FFFFH 28000H  Block 5  27FFFH 28000H  Block 3  17FFFH 18000H  Block 3  17FFFH 18000H  Block 2  0FFFFH 08000H  Block 1		Block 17	
80000H  7FFFFH 78000H  7FFFFH 78000H  Block 15  77FFFH 70000H  6FFFFH 68000H  6FFFFH 68000H  Block 12  5FFFFH 58000H  5FFFFH 58000H  Block 10  4FFFFH 48000H  4FFFFH 48000H  Block 8  3FFFFH 38000H  3FFFFH 38000H  Block 6  2FFFFH 28000H  Block 6  2FFFFH 28000H  Block 5  27FFFH 18000H  Block 3  17FFFH 18000H  Block 2  0FFFFH 18000H  Block 1			1
78000H         Block 15           77FFFH         70000H           6FFFFH         Block 13           6FFFFH         68000H           67FFFH         Block 12           5FFFFH         58000H           5FFFFH         Block 11           57FFFH         58000H           4FFFFH         Block 9           47FFFH         48000H           47FFFH         Block 8           3FFFFH         38000H           37FFFH         Block 6           2FFFFH         28000H           2FFFFH         Block 5           27FFFH         20000H           1FFFFH         Block 3           17FFFH         Block 3           17FFFH         Block 2           0FFFFH         0800H           07FFFH         Block 1           07FFFH         0800H           07FFFH         Block 0		Block 16	
78000H 77FFFH 70000H 8lock 14 6FFFFH 68000H Block 13 67FFFH 60000H Block 12 5FFFFH 58000H Block 10 4FFFFH 48000H Block 9 47FFFH 48000H Block 8 3FFFFH 38000H Block 6 2FFFFH 28000H Block 5 27FFFH 28000H Block 5  17FFFH Block 3 17FFFH Block 3 17FFFH Block 3 17FFFH Block 3 17FFFH Block 2 0FFFFH 08000H Block 1	7FFFFH	Plook 15	1
70000H Block 14 6FFFFH 68000H Block 13 67FFFH 60000H Block 12 5FFFFH 58000H Block 11 57FFFH 50000H Block 10 4FFFFH 48000H Block 9 47FFFH 40000H Block 8 3FFFFH 38000H Block 6 2FFFFH 28000H Block 5 27FFFH 28000H Block 3 17FFFH 18000H Block 3 17FFFH 18000H Block 2 0FFFFH 18000H Block 1		DIOCK 15	
6FFFFH 68000H Block 13 67FFFH 60000H Block 12 5FFFFH 58000H Block 11 57FFFH 50000H Block 10 4FFFFH 48000H Block 9 47FFFH 40000H Block 8 3FFFFH 38000H Block 6 2FFFFH 28000H Block 5 27FFFH 28000H Block 3 17FFFH 18000H Block 3 17FFFH 18000H Block 2 0FFFFH 18000H Block 1		Block 14	
68000H 67FFFH 60000H Block 12 5FFFFH 58000H Block 11 57FFFH 50000H Block 10 4FFFFH 48000H Block 9 47FFFH 40000H Block 8 3FFFFH 38000H Block 6 2FFFFH 28000H Block 5 27FFFH 28000H Block 3 17FFFH 18000H Block 3 17FFFH 18000H Block 2 0FFFFH 08000H Block 1			{
67FFFH 60000H Block 12  5FFFFH 58000H Block 11  57FFFH 50000H Block 10  4FFFFH 48000H Block 8  3FFFFH 38000H Block 7  37FFFH 38000H Block 6  2FFFFH 28000H Block 5  27FFFH 28000H Block 3  17FFFH 18000H Block 3  17FFFH 18000H Block 2  0FFFFH 08000H Block 1  07FFFH 08000H Block 1	-	Block 13	
SOUGH   SFFFFH   S8000H   Block 11		DI 1.40	1
58000H         Block 11           57FFFH         50000H           4FFFFH         Block 9           47FFFH         48000H           47FFFH         Block 8           3FFFFH         38000H           37FFFH         Block 6           2FFFFH         Block 6           2FFFFH         Block 5           27FFFH         Block 4           20000H         Block 3           17FFFH         18000H           17FFFH         Block 2           0FFFFH         08000H           07FFFH         Block 1           07FFFH         00000H           Block 0         Block 0	60000H	Block 12	
S8000H   S7FFFH   S0000H   Block 10	-	Block 11	
S0000H   Block 10		2.001. 11	ļ
4FFFH 48000H Block 9  47FFFH 40000H Block 8  3FFFFH 38000H Block 7  37FFFH 30000H Block 6  2FFFFH 28000H Block 5  27FFFH 20000H Block 3  17FFFH 18000H Block 3  17FFFH 10000H Block 1  07FFFH 08000H Block 1  Block 0	-	Block 10	
A8000H   Block 9			ł
40000H   Block 8     3FFFFH   38000H   Block 7   37FFFH   30000H   Block 6   2FFFFH   28000H   Block 5   27FFFH   20000H   Block 3   17FFFH   18000H   Block 2   0FFFFH   08000H   Block 1   07FFFH   08000H   Block 0		Block 9	
3FFFFH   Block 7   38000H   Block 7   37FFFH   30000H   Block 6   2FFFFFH   28000H   Block 4   20000H   Block 4   20000H   Block 3   17FFFFH   18000H   Block 2   0FFFFH   08000H   Block 1   07FFFH   08000H   Block 0   Block	47FFFH	Plock 9	1
38000H  37FFFH 30000H  2FFFFH 28000H  27FFFH 20000H  Block 5  27FFFH 20000H  Block 3  17FFFH 10000H  0FFFFH 08000H  Block 1  07FFFH 08000H  Block 0		DIOCK 0	
37FFFH 30000H Block 6  2FFFFH 28000H Block 5  27FFFH 20000H Block 4  1FFFFH 18000H Block 3  17FFFH 10000H Block 2  0FFFFH 08000H Block 1  07FFFH 08000H Block 0	-	Block 7	
30000H  2FFFFH 28000H  Block 5  27FFFH 20000H  Block 4  1FFFFH 18000H  Block 3  17FFFH 10000H  0FFFFH 08000H  Block 1  07FFFH 00000H  Block 0			-
2FFFFH 28000H Block 5  27FFFH 20000H Block 4  1FFFFH 18000H Block 3  17FFFH 10000H Block 2  0FFFFH 08000H Block 1  07FFFH 08000H Block 0		Block 6	
28000H  27FFFH 20000H  1FFFFH 18000H  17FFFH 10000H  0FFFFH 08000H  07FFFH 00000H  Block 1  Block 0		<u>-</u>	1
20000H  1FFFFH 18000H  Block 3  17FFFH 10000H  0FFFFH 08000H  07FFFH 07FFFH 00000H  Block 0	28000H	Block 5	l
20000H  1FFFFH 18000H  Block 3  17FFFH 10000H  0FFFFH 08000H  07FFFH 00000H  Block 0		Block 4	3a
18000H Block 3  17FFFH 10000H Block 2  0FFFFH 08000H Block 1  07FFFH 00000H Block 0		Diodic :	⊋
17FFFH 10000H Block 2 0FFFFH 08000H Block 1 07FFFH 00000H Block 0		Block 3	
10000H Block 2  0FFFFH Block 1  07FFFH Block 0			_
0FFFFH 08000H         Block 1           07FFFH 00000H         Block 0		Block 2	
07FFFH Block 0		Block 1	1
00000H Block 0		DIOUK I	
		Block 0	
	UUUUUH		// E02.0

Note: The address input range in x16 mode (BYTE#= $V_{IH}$ ) is  $A_{19}$ - $A_{0}$ 

FIGURE 3: SST36VF1602E, 1M x16 CONCURRENT SUPERFLASH DUAL-BANK MEMORY ORGANIZATION



#### Top Block Protection; 64 KByte Blocks; 4 KByte Sectors

16 KByte Block Protection (4 - 4 KByte Sectors)

	· •	
1FFFFH 1FC000H 1FBFFFH	Block 31	
1F0000H		
1EFFFFH 1E0000H	Block 30	
1DFFFFH	Block 29	
1D0000H 1CFFFFH	Block 29	-
1C0000H	Block 28	
1BFFFFH	Block 27	
1B0000H 1AFFFFH	Plack 26	
1A0000H	Block 26	_
19FFFFH 190000H	Block 25	
18FFFFH	Block 24	
180000H 17FFFFH		_
170000H	Block 23	
16FFFFH	Block 22	
160000H 15FFFFH	Block 21	l m
150000H	BIOCK 21	⊣ãa
14FFFFH 140000H	Block 20	ank
13FFFFH	Block 19	8
130000H 12FFFFH		-
120000H	Block 18	
11FFFFH	Block 17	
110000H 10FFFFH	Block 16	
100000H	DIOCK 16	_
0FFFFH 0F0000H	Block 15	
0EFFFFH	Block 14	
0E0000H 0DFFFFH		-
0D0000H	Block 13	
0CFFFFH 0C0000H	Block 12	
0BFFFFH	Block 11	
0B0000H 0AFFFFH	Blook 11	-
0A0000H	Block 10	
09FFFFH	Block 9	
090000H 08FFFFH	Diagle 0	-
080000H	Block 8	-
07FFFFH 070000H	Block 7	
06FFFFH	Block 6	
060000H		-
05FFFFH 050000H	Block 5	
04FFFFH	Block 4	Bank
040000H 03FFFFH	Plack 0	犬
030000H	Block 3	_
02FFFFH 020000H	Block 2	
01FFFFH	Block 1	1
010000H		-
00FFFFH 000000H	Block 0	
	127	'4 F04.0

Note: The address input range in x8 mode (BYTE#= $V_{IL}$ ) is  $A_{19}$ - $A_{-1}$ 

FIGURE 4: SST36VF1602E, 2M x8 CONCURRENT SUPERFLASH DUAL-BANK MEMORY ORGANIZATION






FIGURE 5: PIN ASSIGNMENTS FOR 48-BALL TFBGA (6MM X 8MM)




FIGURE 6: PIN ASSIGNMENTS FOR 48-LEAD TSOP (12MM X 20MM)



TABLE 3: PIN DESCRIPTION

Symbol	Name	Functions
A <sub>19</sub> -A <sub>0</sub>	Address Inputs	To provide memory addresses. During Sector-Erase and Hardware Sector Protection, $A_{19}$ - $A_{11}$ address lines will select the sector. During Block-Erase $A_{19}$ - $A_{15}$ address lines will select the block.
DQ <sub>14</sub> -DQ <sub>0</sub>	Data Input/Output	To output data during Read cycles and receive input data during Write cycles Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
DQ <sub>15</sub> /A <sub>-1</sub>	Data Input/Output and LBS Address	$DQ_{15}$ is used as data I/O pin when in x16 mode (BYTE# = "1") A <sub>-1</sub> is used as the LSB address pin when in x8 mode (BYTE# = "0")
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers
WE#	Write Enable	To control the Write operations
RST#	Hardware Reset	To reset and return the device to Read mode
RY/BY#	Ready/Busy#	To output the status of a Program or Erase operation RY/BY# is a open drain output, so a $10K\Omega$ - $100K\Omega$ pull-up resistor is required to allow RY/BY# to transition high indicating the device is ready to read.
WP#	Write Protect	To protect and unprotect top or bottom 8 KWord (4 outermost sectors) from Erase or Program operation.
BYTE#	Word/Byte Configuration	To select 8-bit or 16-bit mode.
$V_{DD}$	Power Supply	To provide 2.7-3.6V power supply voltage
$V_{SS}$	Ground	
NC	No Connection	Unconnected pins

T3.0 1274

**TABLE 4: OPERATION MODES SELECTION** 

					DQ <sub>1</sub>	<sub>5</sub> -DQ <sub>8</sub>		
Mode <sup>1</sup>	CE#	OE#	WE#	$DQ_7$ - $DQ_0$	BYTE# = V <sub>IH</sub>	BYTE# = V <sub>IL</sub>	Address	
Read	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>	$DQ_{14}$ - $DQ_{8}$ = High Z	A <sub>IN</sub>	
Program	$V_{IL}$	$V_{IH}$	$V_{IL}$	$D_IN$	D <sub>IN</sub>	$DQ_{15} = A_{-1}$	A <sub>IN</sub>	
Erase	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IL}$	X <sup>2</sup>	Х	High Z	Sector or Block address, 555H for Chip-Erase	
Standby	$V_{IHC}$	Χ	Χ	High Z	High Z	High Z	X	
Write Inhibit	Х	$V_{IL}$	Χ	High Z / D <sub>OUT</sub>	High Z / D <sub>OUT</sub>	High Z	X	
	Χ	Χ	$V_{IH}$	High Z / D <sub>OUT</sub>	High Z / D <sub>OUT</sub>	High Z	X	
Product Identification								
Software Mode	V <sub>IL</sub>	$V_{IL}$	V <sub>IH</sub>	Manufacturer's ID (BFH)	Manufacturer's ID (00H)	High Z	See Table 5	
				Device ID <sup>3</sup>	Device ID <sup>3</sup>	High Z		

T4.2 1274

1. RST# =  $V_{IH}$  for all described operation modes 2. X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.

3. Device ID = SST36VF1601E = 734BH, SST36VF1602E = 734AH



TABLE 5: SOFTWARE COMMAND SEQUENCE

Command Sequence	1st I Write		2nd Write			Bus Cycle		Bus Cycle	5th Write			Bus Cycle
	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>
Program	555H	AAH	2AAH	55H	555H	A0H	WA <sup>3</sup>	Data				
Sector-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA <sub>X</sub> <sup>4</sup>	30H
Block-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	BA <sub>X</sub> <sup>4</sup>	50H
Chip-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Erase-Suspend	XXXXH	ВОН										
Erase-Resume	XXXXH	30H										
Query Sec ID <sup>5</sup>	555H	AAH	2AAH	55H	555H	88H						
User Security ID Program	555H	AAH	2AAH	55H	555H	A5H	SIWA <sup>6</sup>	Data				
User Security ID Program Lock-out <sup>7</sup>	555H	AAH	2AAH	55H	555H	85H	XXH	0000H				
Software ID Entry <sup>8</sup>	555H	AAH	2AAH	55H	BK <sub>X</sub> <sup>9</sup> 555H	90H						
CFI Query Entry	555H	AAH	2AAH	55H	BK <sub>X</sub> <sup>9</sup> 555H	98H						
Software ID Exit/ CFI Exit/ Sec ID Exit <sup>10,11</sup>	555H	AAH	2AAH	55H	555H	F0H						
Software ID Exit/ CFI Exit/ Sec ID Exit <sup>10,11</sup>	XXH	F0H										

T5.1 1274

- 1. Address format A<sub>10</sub>-A<sub>0</sub> (Hex), Addresses A<sub>19</sub>-A<sub>11</sub> can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value, for the command sequence when in x16 mode. When in x8 mode, Addresses A<sub>19</sub>-A<sub>12</sub>, Address A<sub>-1</sub> and DQ<sub>14</sub>-DQ<sub>8</sub> can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value, for the command sequence.
- 2. DQ<sub>15</sub>-DQ<sub>8</sub> can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value, for the command sequence
- 3. WA = Program word/byte address
- SA<sub>X</sub> for Sector-Erase; uses A<sub>19</sub>-A<sub>11</sub> address lines BA<sub>X</sub> for Block-Erase; uses A<sub>19</sub>-A<sub>15</sub> address lines
- 5. For SST36VF1601E,

SST ID is read with  $A_3 = 0$  (Address range = 00000H to 00007H),

User ID is read with  $A_3 = 1$  (Address range = 00010H to 00017H).

Lock Status is read with  $A_7$ - $A_0$  = 000FFH. Unlocked:  $DQ_3$  = 1 / Locked:  $DQ_3$  = 0.

For SST36VF1602E,

SST ID is read with  $A_3 = 0$  (Address range = C0000H to C0007H),

User ID is read with  $A_3 = 1$  (Address range = C0010H to C0017H).

Lock Status is read with  $A_7$ - $A_0$  = C00FFH. Unlocked:  $DQ_3$  = 1 / Locked:  $DQ_3$  = 0.

6. SIWA = User Security ID Program word/byte address

For SST36VF1601E, valid Word-Addresses for User Sec ID are from 00010H-00017H.

For SST36VF1602E, valid Word-Addresses for User Sec ID are from C0010H-C0017H.

All 4 cycles of User Security ID Program and Program Lock-out must be completed before going back to Read-Array mode.

- 7. The User Security ID Program Lock-out command must be executed in x16 mode (BYTE#=VIH).
- 8. The device does not remain in Software Product Identification mode if powered down.
- 9.  $A_{19}$  and  $A_{18}$  = BK<sub>X</sub> (Bank Address): address of the bank that is switched to Software ID/CFI Mode

With  $A_{17}$ - $A_1 = 0$ ; SST Manufacturer's ID = 00BFH, is read with  $A_0 = 0$ 

SST36VF1601E Device ID = 734BH, is read with  $A_0 = 1$ 

SST36VF1602E Device ID = 734AH, is read with  $A_0 = 1$ 

- 10. Both Software ID Exit operations are equivalent
- 11. If users never lock after programming, User Sec ID can be programmed over the previously unprogrammed bits (data=1) using the User Sec ID mode again (the programmed "0" bits cannot be reversed to "1").

For SST36VF1601E, valid Word-Addresses for User Sec ID are from 00010H-00017H.

For SST36VF1602E, valid Word-Addresses for User Sec ID are from C0010H-C0017H.



TABLE 6: CFI QUERY IDENTIFICATION STRING<sup>1</sup>

Address	Address		
x16 Mode	x8 Mode	Data <sup>2</sup>	Description
10H	20H	0051H	Query Unique ASCII string "QRY"
11H	22H	0052H	
12H	24H	0059H	
13H	26H	0001H	Primary OEM command set
14H	28H	0007H	
15H	2AH	0000H	Address for Primary Extended Table
16H	2CH	0000H	
17H	2EH	0000H	Alternate OEM command set (00H = none exists)
18H	30H	0000H	
19H	32H	0000H	Address for Alternate OEM extended Table (00H = none exits)
1AH	34H	0000H	

T6.0 1274

**TABLE 7: SYSTEM INTERFACE INFORMATION** 

Address x16 Mode	Address x8 Mode	Data <sup>1</sup>	Description
1BH	36H	0027H	V <sub>DD</sub> Min (Program/Erase)
			DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts
1CH	38H	0036H	V <sub>DD</sub> Max (Program/Erase) DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts
1DH	3AH	0000H	$V_{PP}$ min (00H = no $V_{PP}$ pin)
1EH	3CH	0000H	V <sub>PP</sub> max (00H = no V <sub>PP</sub> pin)
1FH	3EH	0004H	Typical time out for Program $2^{N}$ µs ( $2^{4}$ = 16 µs)
20H	40H	0000H	Typical time out for min size buffer program 2 <sup>N</sup> µs (00H = not supported)
21H	42H	0004H	Typical time out for individual Sector/Block-Erase 2 <sup>N</sup> ms (2 <sup>4</sup> = 16 ms)
22H	44H	0006H	Typical time out for Chip-Erase 2 <sup>N</sup> ms (2 <sup>6</sup> = 64 ms)
23H	46H	0001H	Maximum time out for Program $2^N$ times typical $(2^1 \times 2^4 = 32 \mu s)$
24H	48H	0000H	Maximum time out for buffer program 2 <sup>N</sup> times typical
25H	4AH	0001H	Maximum time out for individual Sector-/Block-Erase 2 <sup>N</sup> times typical (2 <sup>1</sup> x 2 <sup>4</sup> = 32 ms)
26H	4CH	0001H	Maximum time out for Chip-Erase 2 <sup>N</sup> times typical (2 <sup>1</sup> x 2 <sup>6</sup> = 128 ms)

T7.0 1274

1. In x8 mode, only the lower byte of data is output.

<sup>1.</sup> Refer to CFI publication 100 for more details.

<sup>2.</sup> In x8 mode, only the lower byte of data is output.

# 16 Mbit Concurrent SuperFlash SST36VF1601E / SST36VF1602E



Data Sheet

**TABLE 8: DEVICE GEOMETRY INFORMATION** 

Address x16 Mode	Address x8 Mode	Data <sup>1</sup>	Description
27H	4EH	0015H	Description  Device size = $2^N$ Bytes (15H = 21; $2^{21}$ = 2 MByte)
28H	50H	001311 0002H	Flash Device Interface description; 0002H = x8/x16 asynchronous interface
_			Flash Device interface description, 000211 = x0/x10 asynchronous interface
29H	52H	0000H	
2AH	54H	0000H	Maximum number of bytes in multi-byte write = $2^N$ (00H = not supported)
2BH	56H	0000H	
2CH	58H	0002H	Number of Erase Sector/Block sizes supported by device
2DH	5AH	00FFH	Sector Information (y + 1 = Number of sectors; z x 256B = sector size)
2EH	5CH	0001H	y = 511 + 1 = 512 sectors (01FFH = 512)
2FH	5EH	0010H	
30H	60H	0000H	z = 16 x 256 Bytes = 4 KByte/sector (0010H = 16)
31H	62H	001FH	Block Information (y + 1 = Number of blocks; z x 256B = block size)
32H	64H	0000H	y = 31 + 1 = 32 blocks (001FH = 31)
33H	66H	0000H	
34H	68H	0001H	z = 256 x 256 Bytes = 64 KByte/block (0100H = 256)

1. In x8 mode, only the lower byte of data is output.

T8.1 1274



**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to $V_{DD}$ +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to $V_{DD}$ +2.0V
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	1.0W
Surface Mount Solder Reflow Temperature	260°C for 10 seconds
Output Short Circuit Current	

#### **OPERATING RANGE:**

Range	Ambient Temp	$V_{DD}$
Commercial	0°C to +70°C	2.7-3.6V
Industrial	-40°C to +85°C	2.7-3.6V

#### **AC CONDITIONS OF TEST**

Input Rise/Fall Time	5 ns
Output Load	$C_L = 30 pF$
See Figures 21 and 22	



TABLE 9: DC OPERATING CHARACTERISTICS V<sub>DD</sub> = 2.7-3.6V

			Limits				
Symbol	Parameter	Freq	Min	Max	Units	Test Conditions	
I <sub>DD</sub> <sup>1</sup>	Active V <sub>DD</sub> Current						
	Read	5 MHz		15	mA	CE#=V <sub>IL.</sub> WE#=OE#=V <sub>IH</sub>	
		1 MHz		4	mA	OL#=VIL, WE#=OL#=VIH	
	Program and Erase			30	mA	CE#=WE#=V <sub>IL</sub> , OE#=V <sub>IH</sub>	
	Concurrent Read/Write	5 MHz		45	mA	CE#=V <sub>IL.</sub> OE#=V <sub>IH</sub>	
		1 MHz		35	mA	OL#=VIL, OL#=VIH	
I <sub>SB</sub>	Standby V <sub>DD</sub> Current			20	μA	CE#, RST#=V <sub>DD</sub> ±0.3V	
I <sub>ALP</sub>	Auto Low Power V <sub>DD</sub> Current			20	μΑ	CE#=0.1V, $V_{DD}$ = $V_{DD}$ Max WE#= $V_{DD}$ -0.1V Address inputs=0.1V or $V_{DD}$ -0.1V	
I <sub>RT</sub>	Reset V <sub>DD</sub> Current			20	μΑ	RST#=GND	
ILI	Input Leakage Current			1	μΑ	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max	
I <sub>LIW</sub>	Input Leakage Current on WP# pin and RST# pin			10	μΑ	WP#=GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max RST#=GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max	
I <sub>LO</sub>	Output Leakage Current			1	μΑ	$V_{OUT} = GND$ to $V_{DD}$ , $V_{DD} = V_{DD}$ Max	
$V_{IL}$	Input Low Voltage			0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min	
$V_{ILC}$	Input Low Voltage (CMOS)			0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max	
$V_{IH}$	Input High Voltage		$0.7\ V_{DD}$	V <sub>DD</sub> +0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max	
$V_{IHC}$	Input High Voltage (CMOS)		$V_{DD}$ -0.3	V <sub>DD</sub> +0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max	
V <sub>OL</sub>	Output Low Voltage			0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min	
$V_{OH}$	Output High Voltage		$V_{DD}$ -0.2		V	I <sub>OH</sub> =-100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min	

<sup>1.</sup> Address input = V<sub>ILT</sub>/V<sub>IHT</sub>, V<sub>DD</sub>=V<sub>DD</sub> Max (See Figure 21)

#### TABLE 10: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>1</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>1</sup>	Power-up to Write Operation	100	μs

T10.0 1274

T9.1 1274

#### TABLE 11: CAPACITANCE (T<sub>A</sub> = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	10 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	10 pF

T11.0 1274

#### **TABLE 12: RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
I <sub>LTH</sub> 1	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

T12.0 1274

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



#### **AC CHARACTERISTICS**

TABLE 13: READ CYCLE TIMING PARAMETERS V<sub>DD</sub> = 2.7-3.6V

Symbol	Parameter	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	70		ns
$T_CE$	Chip Enable Access Time		70	ns
$T_{AA}$	Address Access Time		70	ns
T <sub>OE</sub>	Output Enable Access Time		30	ns
T <sub>CLZ</sub> <sup>1</sup>	CE# Low to Active Output	0		ns
T <sub>OLZ</sub> <sup>1</sup>	OE# Low to Active Output	0		ns
T <sub>CHZ</sub> <sup>1</sup>	CE# High to High-Z Output		16	ns
T <sub>OHZ</sub> <sup>1</sup>	OE# High to High-Z Output		16	ns
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		ns
T <sub>RP</sub> <sup>1</sup>	RST# Pulse Width	500		ns
T <sub>RHR</sub> <sup>1</sup>	RST# High before Read	50		ns
$T_{RY}^{1,2}$	RST# Pin Low to Read Mode		20	μs

T13.1 1274

TABLE 14: PROGRAM/ERASE CYCLE TIMING PARAMETERS

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Program Time		10	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	40		ns
T <sub>CS</sub>	WE# and CE# Setup Time	0		ns
T <sub>CH</sub>	WE# and CE# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
T <sub>CP</sub>	CE# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
T <sub>WPH</sub> <sup>1</sup>	WE# Pulse Width High	30		ns
T <sub>CPH</sub> <sup>1</sup>	CE# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	30		ns
T <sub>DH</sub> <sup>1</sup>	Data Hold Time	0		ns
T <sub>IDA</sub> <sup>1</sup>	Software ID Access and Exit Time		150	ns
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>BE</sub>	Block-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		50	ms
T <sub>ES</sub>	Erase-Suspend Latency		10	μs
T <sub>BY</sub> <sup>1,2</sup>	RY/BY# Delay Time	90		ns
T <sub>BR</sub> <sup>1</sup>	Bus Recovery Time		0	μs

T14.1 1274

©2005 Silicon Storage Technology, Inc. S71274-03-000 11/05 18

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>2.</sup> This parameter applies to Sector-Erase, Block-Erase, and Program operations. This parameter does not apply to Chip-Erase operations.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>2.</sup> This parameter applies to Sector-Erase, Block-Erase, and Program operations. This parameter does not apply to Chip-Erase operations.






FIGURE 7: READ CYCLE TIMING DIAGRAM





FIGURE 8: WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM





Note: X can be VIL or VIH, but no other value.

FIGURE 9: CE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM




FIGURE 10: DATA# POLLING TIMING DIAGRAM

©2005 Silicon Storage Technology, Inc. S71274-03-000 11/05







FIGURE 11: TOGGLE BIT TIMING DIAGRAM



Note: This device also supports CE# controlled Chip-Erase operation. The WE# and CE# signals are interchageable as long as minimum timings are met. (See Table 14) X can be VIL or VIH, but no other value.

FIGURE 12: WE# CONTROLLED CHIP-ERASE TIMING DIAGRAM






FIGURE 13: WE# CONTROLLED BLOCK-ERASE TIMING DIAGRAM

X can be VIL or VIH, but no other value.





FIGURE 14: WE# CONTROLLED SECTOR-ERASE TIMING DIAGRAM

X can be VIL or VIH, but no other value.


SA<sub>X</sub> = Sector Address





Device ID = 734BH for SST36VF1601E and 734AH for SST36VF1602E Note: X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.


FIGURE 15: SOFTWARE ID ENTRY AND READ



Note: X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.


FIGURE 16: CFI ENTRY AND READ





Note: X can be VIL or VIH, but no other value.

FIGURE 17: SOFTWARE ID EXIT/CFI EXIT



Note: WP# must be held in proper logic state ( $V_{IL}$  or  $V_{IH}$ ) 1  $\mu$ s prior to and 1  $\mu$ s after the command sequence X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.

FIGURE 18: SEC ID ENTRY






FIGURE 19: RST# TIMING DIAGRAM (WHEN NO INTERNAL OPERATION IS IN PROGRESS)





FIGURE 20: RST# TIMING DIAGRAM (DURING SECTOR- OR BLOCK-ERASE OPERATION)





AC test inputs are driven at  $V_{IHT}$  (0.9  $V_{DD}$ ) for a logic "1" and  $V_{ILT}$  (0.1  $V_{DD}$ ) for a logic "0". Measurement reference points for inputs and outputs are  $V_{IT}$  (0.5  $V_{DD}$ ) and  $V_{OT}$  (0.5  $V_{DD}$ ). Input rise and fall times (10%  $\leftrightarrow$  90%) are <5 ns.

 $\begin{aligned} \textbf{Note:} & \ V_{\text{IT}} - V_{\text{INPUT}} \ \text{Test} \\ & \ V_{\text{OT}} - V_{\text{OUTPUT}} \ \text{Test} \\ & \ V_{\text{IHT}} - V_{\text{INPUT}} \ \text{HIGH Test} \\ & \ V_{\text{ILT}} - V_{\text{INPUT}} \ \text{LOW Test} \end{aligned}$ 

FIGURE 21: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 22: A TEST LOAD EXAMPLE






FIGURE 23: PROGRAM ALGORITHM






FIGURE 24: WAIT OPTIONS






FIGURE 25: SOFTWARE PRODUCT ID/CFI/SEC ID ENTRY COMMAND FLOWCHARTS






FIGURE 26: SOFTWARE PRODUCT ID/CFI/SEC ID EXIT COMMAND FLOWCHARTS







FIGURE 27: ERASE COMMAND SEQUENCE



#### PRODUCT ORDERING INFORMATION



Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are "RoHS Compliant".

#### Valid combinations for SST36VF1601E

SST36VF1601E-70-4C-B3KE SST36VF1601E-70-4C-EKE SST36VF1601E-70-4I-B3KE SST36VF1601E-70-4I-EKE


#### Valid combinations for SST36VF1602E

SST36VF1602E-70-4C-B3KE SST36VF1602E-70-4C-EKE SST36VF1602E-70-4I-B3KE SST36VF1602E-70-4I-EKE

**Note:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




#### **PACKAGING DIAGRAMS**



48-BALL THIN-PROFILE, FINE-PITCH BALL GRID ARRAY (TFBGA) 6MM X 8MM SST PACKAGE CODE: B3K





48-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) 12MM X 20MM SST PACKAGE CODE: EK

©2005 Silicon Storage Technology, Inc. S71274-03-000 11/05

# 16 Mbit Concurrent SuperFlash SST36VF1601E / SST36VF1602E



Data Sheet

#### **TABLE 15: REVISION HISTORY**

Number		Description	Date
00	•	Initial release of data sheet	Oct 2004
01	•	Updates to data sheet Tables 1, 4, 5, 8, 9, and 13. Added RoHS compliance information on page 1 and in the "Product Ordering Information" on page 33	Mar 2005
	•	Updated sector information in Table 8, "Device Geometry Information" on page 16	
	•	Updated Active Current values and test conditions in Table 9 on page 18	
	•	Updated OE timings in Table 13 on page 19	
	•	Added a Reset footnote to Table 4 on page 13	
	•	Updated the footnote for Table 1 on page 4	
	•	Corrected the Address Format in footnote 1 in Table 5 on page 14	
	•	Clarified the solder temperature profile under "Absolute Maximum Stress Ratings" on page 17	
02	•	Updated "Erase-Suspend/Erase-Resume Operations" on page 3	Jul 2005
	•	Updated T <sub>ES</sub> parameter from 20 µs to 10 µs in Table 14 on page 19	
03	•	Made changes to support Pb-free packages only	Nov 2005