16 KEY KEYBOARD ENCODER AND LATCH

- ANTIBOUNCE AND ANTINOISE CIRCUITRY
- INTERLOCK PREVENTS INCORRECT SELECTION
- OPERATES WITH SINGLE POLE PUSH-BUTTONS
- SELECTION OF PROGRAM 1 AT POWER ON
- MUTING OUTPUT AVAILABLE DURING PROGRAM CHANGES AND POWER SUPPLY SWITCHING
- STEP-BY-STEP PROGRAM CHANGE INPUT
- KEYBOARD LOCKING
- OUTPUTS DIRECTLY COMPATIBLE WITH M 193 (ELECTRONIC PROGRAM MEMORY), M 192 (7-SEGMENT DECODER DRIVER), H 770/1/2/3 (QUAD ANALOG SWITCHES)

The M 190 is a monolithic integrated circuit which automatically scans an up to 16 Key keyboard, generating continuous sequential pulses on X outputs and detecting key closure on Y inputs.

A key closure is retained as valid when the key remains closed for all the time corresponding to one scan pulse (i.e. when the bounce is over).

When it occurs an internal flip-flop is set but the key closure is accepted only if it is detected on a second scan cycle. At this point a 4 bit word corresponding to the key closed is internally latched and a pulse is available on the Muting output.

During the time this pulse lasts, no other key closure will be recognized. The new output code follows the Mute signal with a delay.

All the timing for the circuits is determined by the clock oscillator whose frequency is externally fixed by an RC network.

The M 190 also includes a "step-by-step" program change input that, when connected to V_{SS} (GND), advances by one the selected channel and a Lock which blocks the circuit on the last selected channel. The circuit is produced in N-channel silicon gate technology and is available in a 18 pin dual in-line plastic package.

ABSOLUTE MAXIMUM RATINGS*

| V D D | Supply voltage | -0.5 to | 20 | ٧ |
|----------------------|--|---------|-----|----|
| V, | Input voltage | -0.5 to | 20 | V |
| V _{O (off)} | Off state output voltage (pins 1-2-3-4-11) | | 20 | V |
| 10 | Output current | | 5 | mΑ |
| P_{tot} | Total package power dissipation |] , | 500 | mW |
| T _{st q} | Storage temperature | -65 to | 125 | °C |
| Top | Operating temperature | 0 to | 70 | °C |


^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING NUMBER: M 190 B1


^{**} All voltage are referred to V_{SS} pin voltage.




MECHANICAL DATA (dimensions in mm)



PIN CONNECTIONS



BLOCK DIAGRAM



RECOMMENDED OPERATING CONDITIONS

| V _{DD} | Supply voltage | 10.8 to 13.5 | V |
|----------------------|---|--------------|----|
| V, | Input voltage | 0 to 13.5 | V |
| V _{O (off)} | Off state output voltage (pins 1-23-4-11) | max 13.5 | V |
| I _O | Output current | max 2 | mΑ |
| Top | Operating temperature | 0 to 70 | °C |
| R₊ | Timing resistor | 8 to 47 | ΚΩ |
| Ct | Timing capacitor | 1 to 330 | nF |

STATIC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

| | | Values at 25°C | | Unit | |
|---------------------------|---|---|--|--|--|
| Parameter | l est conditions | Min. | Тур. | Max. | Oiiit |
| High level input voltage | pins 5, 6, 7, 8, 9, 10 | 3.5 | | | ٧ |
| Low level input voltage | pins 5, 6, 7, 8, 9, 10 | | | 0.8 | ٧ |
| High level input current | V _{DD} = 13.5V, V _{IH} = 13.5V pins 5, 6, 7, 8, 9, 10 | | | 10 | μА |
| Low level input current | V_{DD} = 13.5V, V_{IL} = 0.8V pins 5, 6, 7, 8, 9, 10 | 0.1 | | 0.8 | mA |
| High level output voltage | V _{DD} = 10.8V I _{OH} = -1 mA, pin 12 | 2.4 | | | V |
| | V _{DD} = 10.8V I _{OH} = -1 mA, pins 13. 14, 15, 16 | 4 | | | |
| Low level output voltage | V _{DD} = 10.8V I _{QL} = 0.8 mA pins 1, 2, 3, 4, 11 | | | 0.4 | |
| | V _{DD} = 10.8V I _{OL} = 2 mA, pins 13, 14, 15, 16 | | | 0.4 | |
| Output leakage current | V _{DD} = V _{O(off)} = 13.5V, pins 1, 2, 3, 4, 11 | | | 20 | μА |
| Supply current | V _{DD} = 13.5V (all inputs and outputs open) | | | 18 | mA |
| | Low level input voltage High level input current Low level input current High level output voltage Low level output voltage | High level input voltage pins 5, 6, 7, 8, 9, 10 Low level input voltage pins 5, 6, 7, 8, 9, 10 High level input current V _{DD} = 13.5V, v _{IH} = 13.5V pins 5, 6, 7, 8, 9, 10 Low level input current V _{DD} = 13.5V, v _{IL} = 0.8V pins 5, 6, 7, 8, 9, 10 High level output voltage V _{DD} = 10.8V l _{OH} = -1 mA, pins 13. 14, 15, 16 V _{DD} = 10.8V l _{OH} = -1 mA, pins 13. 14, 15, 16 V _{DD} = 10.8V l _{OL} = 0.8 mA pins 1, 2, 3, 4, 11 V _{DD} = 10.8V l _{OL} = 2 mA, pins 13, 14, 15, 16 Output leakage current V _{DD} = V _O (off)= 13.5V, pins 1, 2, 3, 4, 11 Supply current V _{DD} = 13.5V | Parameter Test conditions Min. High level input voltage pins 5, 6, 7, 8, 9, 10 3.5 Low level input voltage pins 5, 6, 7, 8, 9, 10 VDD= 13.5V, VIH= 13.5V pins 5, 6, 7, 8, 9, 10 Low level input current VDD= 13.5V, VIL= 0.8V pins 5, 6, 7, 8, 9, 10 0.1 High level output voltage VDD= 10.8V loH= -1 mA, pin 12 2.4 VDD= 10.8V pins 13. 14, 15, 16 IOH= -1 mA, pins 13. 14, 15, 16 4 Low level output voltage VDD= 10.8V loL= 0.8 mA pins 1, 2, 3, 4, 11 IOL= 0.8 mA, pins 13, 14, 15, 16 Output leakage current VDD= VO(off)= 13.5V, pins 1, 2, 3, 4, 11 VDD= VO(off)= 13.5V, pins 1, 2, 3, 4, 11 Supply current VDD= 13.5V VDD= 13.5V | Parameter Test conditions Min. Typ. High level input voltage pins 5, 6, 7, 8, 9, 10 3.5 Low level input voltage pins 5, 6, 7, 8, 9, 10 High level input current V _{DD} = 13.5V, pins 5, 6, 7, 8, 9, 10 V _{IH} = 13.5V Low level input current V _{DD} = 13.5V, pins 5, 6, 7, 8, 9, 10 0.1 High level output voltage V _{DD} = 10.8V loH= -1 mA, pins 12 2.4 V _{DD} = 10.8V pins 13, 14, 15, 16 I _{OH} = -1 mA, pins 13, 14, 15, 16 4 Low level output voltage V _{DD} = 10.8V loL= 0.8 mA pins 1, 2, 3, 4, 11 I _{OL} = 0.8 mA, pins 13, 14, 15, 16 Output leakage current V _{DD} = V _O (off)= 13.5V, pins 1, 2, 3, 4, 11 Supply current V _{DD} = 13.5V | Parameter Test conditions Min. Typ. Max. High level input voltage pins 5, 6, 7, 8, 9, 10 3.5 0.8 Low level input voltage pins 5, 6, 7, 8, 9, 10 0.8 High level input current VDD= 13.5V, pins 5, 6, 7, 8, 9, 10 0.1 0.8 Low level input current VDD= 13.5V, pins 5, 6, 7, 8, 9, 10 0.1 0.8 High level output voltage VDD= 10.8V pins 10.8V pins 12 IOH= -1 mA, pins 13. 14, 15, 16 2.4 0.4 Low level output voltage VDD= 10.8V pins 1, 2, 3, 4, 11 IOH= 0.8 mA pins 1, 2, 3, 4, 11 0.4 VDD= 10.8V pins 13, 14, 15, 16 IOH= 2 mA, pins 13, 14, 15, 16 0.4 Output leakage current VDD= VO(off)= 13.5V, pins 1, 2, 3, 4, 11 20 Supply current VDD= 13.5V 18 |


TRUTH TABLE

| | | Output code (positive logic) | | | |
|-----|---------------------------------|------------------------------|----|-----|----|
| Кеу | Connection | PA | РВ | PC | PD |
| 1 | X ₁ - Y ₁ | L | L | L | L |
| 2 | X ₁ - Y ₂ | н | L | L | L |
| 3 | X ₁ - Y ₃ | L | н | L | L |
| 4 | \times_1 - \vee_4 | н | н | L | L |
| 5 | $X_2 - Y_1$ | L | L | н | L |
| 6 | X ₂ - Y ₂ | н | L | н . | L |
| 7 | X ₂ - Y ₃ | L | н | н | L |
| 8 | X ₂ - Y ₄ | н | Н | н | L |
| 9 | $x_3 - y_1$ | L | L | L | н |
| 10 | X ₃ - Y ₂ | н | L | L | H |
| 11 | ×3 - ×3 | L | н | L | Н |
| 12 | X ₃ - Y ₄ | Н | н | L | Н |
| 13 | ×4 - Y1 | L | L | н | н |
| 14 | X ₄ - Y ₂ | Н | L | Н | н |
| 15 | X ₄ - Y ₃ | L | н | н | н |
| 16 | ×4 - Y4 | н | н | н | н |

DESCRIPTION

Pins 1, 2, 3, $4-X_1$, X_2 , X_3 , X_4 outputs

The internal open drain transistors on these outputs are sequentially switched on.



Pins 5, 6, 7, $8 - Y_1$, Y_2 , Y_3 , Y_4 inputs

These inputs correspond to the columns of the keyboard matrix. When a key is pushed, one of the X output signal is present on one of the 4 rows, putting a low level on the Y input.

An interlock circuit rejects more than one key pressed at the same time.


To increase the noise immunity of the system and to avoid bouncing problems, the key closure is considered valid only when it is present for all the time corresponding to the scan pulse. With this system spurious noise signals are also rejected.

Another increase in the noise immunity is given by detecting key closure over two consecutive scanning cycles.

DESCRIPTION (continued)

After the key bounce time, the acceptance time of a command is between 35T and 63T, where T is the period of the clock pulse.

When any input is open it is pulled-up to logic H by an integrated MOS load of about 50 K Ω and protected by a diode.



Pin 9 - Step-by-step program change

This input advances by one the previously selected channel every time ti is connected to ground. This input can be considered as a 17th key and follows all the rules of command acceptance time and partially of interlock.

The unput is pulled-up to logic H by an integrated resistor of about 50 K Ω ; if the input is not used, it should be connected to V_{DD} .

Pin 10 - Lock

If this input is connected to V_{SS} (GND) the circuit is locked on the selected channel. If the input is not used, it must be connected to V_{DD} .

Pin 11 - RC network (clock oscillator input)

An internal clock provides all the timing for the circuits.

The frequency of the clock oscillator is controlled by two external components, resistor R_t and capacitor C_t .


The period of the clock pulse is approximately given by $T = R_t C_t$.

The oscillator works in the following way: assuming the capacitor C_t is discharged, the resistor R charges the capacitor till an internal threshold is reached. At this point the capacitor is discharged by an internal transistor.

Afterwards the internal transistor is switched off and the cycle can restart.

With $R_t=22~K\Omega$ and $C_t=39~nF$ a clock frequency of about 800 Hz is obtained, corresponding to scan cycle of the keyboard of about 40 ms.

In these conditions the mute signal will be present for about 100 ms before the program changing and will last 300 ms.




Pin 12 - Mute

The mute signal is available as a high level output (source follower transistor). It is present during power ON/OFF and program changes.



When a command is given the Mute signal and the program information are available in the following way:



The Mute signal is not available when the same program is selected again.

Pins 13, 14, 15, 16 - PA, PB, PC, PD outputs

These static outputs select the program according to the truth table.

They interface directly with the inputs of M 193 (Electronic Program Memory), M 192 (7 segment Decoder/Driver), H 770/1/2/3 (Quad Analog Switches).

The program 1 is internally selected at power ON.

