

## 600 nA, Non-Unity Gain Rail-to-Rail Input/Output Op Amps

### Features:

- Low Quiescent Current: 600 nA/amplifier (typ.)
- Gain Bandwidth Product: 100 kHz (typ.)
- Stable for gains of 10 V/V or higher
- · Rail-to-Rail Input/Output
- Wide Supply Voltage Range: 1.4V to 5.5V
- · Available in Single, Dual, and Quad
- Chip Select (CS) with MCP6143
- · Available in 5-lead and 6-lead SOT-23 Packages
- Temperature Ranges:
  - Industrial: -40°C to +85°C
  - Extended: -40°C to +125°C

### **Applications:**

- · Toll Booth Tags
- Wearable Products
- · Temperature Measurement
- · Battery Powered


### **Available Tools:**

- SPICE Macro Models (at www.microchip.com)
- FilterLab™ Software (at www.microchip.com)

### **Related Devices:**

• MCP6041/2/3/4: Unity Gain Stable Op Amps

### **Typical Application**




### **Description:**

The MCP6141/2/3/4 family of non-unity gain stable operational amplifiers (op amps) from Microchip Technology Inc. operate with a single supply voltage as low as 1.4V, while drawing less than 1  $\mu$ A (max.) of quiescent current per amplifier. These devices are also designed to support rail-to-rail input and output operation. This combination of features supports battery-powered and portable applications.

The MCP6141/2/3/4 amplifiers have a gain bandwidth product of 100 kHz (typ.) and are stable for gains of 10 V/V or higher. These specifications make these op amps appropriate for battery powered applications where a higher frequency response from the amplifier is required.

The MCP6141/2/3/4 family operational amplifiers are offered in single (MCP6141), single with Chip Select ( $\overline{\text{CS}}$ ) (MCP6143), dual (MCP6142) and quad (MCP6144) configurations. The MCP6141 device is available in the 5-lead SOT-23 package, and the MCP6143 device is available in the 6-lead SOT-23 package.

### Package Types



# 1.0 ELECTRICAL CHARACTERISTICS

### **Absolute Maximum Ratings †**

V <sub>DD</sub> – V <sub>SS</sub>	7.0V
All Inputs and OutputsVS	
Difference Input voltage	V <sub>DD</sub> - V <sub>SS</sub>
Output Short Circuit Current	continuous
Current at Input Pins	±2 mA
Current at Output and Supply Pins	±30 mA
Storage Temperature	65°C to +150°C
Junction Temperature	+150°C
ESD protection on all pins (HBM; MM)	≥ 4 kV; 200V

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS


Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Input Offset						•
Input Offset Voltage	Vos	-3	_	+3	mV	$V_{CM} = V_{SS}$
Drift with Temperature	$\Delta V_{OS}/\Delta T_{A}$	_	±1.5	_	μV/°C	$V_{CM} = V_{SS},$ $T_{A} = -40$ °C to +125°C
Power Supply Rejection	PSRR	70	85	_	dB	$V_{CM} = V_{SS}$
Input Bias Current and Impedance	•	'		'		
nput Bias Current	I <sub>B</sub>	_	1	_	pА	
Industrial Temperature	I <sub>B</sub>	_	20	100	рА	T <sub>A</sub> = +85°
Extended Temperature	I <sub>B</sub>	_	1200	5000	рА	T <sub>A</sub> = +125°
nput Offset Current	Ios	_	1	_	рА	
Common Mode Input Impedance	Z <sub>CM</sub>	_	10 <sup>13</sup>   6	_	Ω  pF	
Differential Input Impedance	Z <sub>DIFF</sub>	_	10 <sup>13</sup>   6	_	Ω  pF	
Common Mode						
Common Mode Input Range	$V_{CMR}$	V <sub>SS</sub> -0.3	_	V <sub>DD</sub> +0.3	V	
Common Mode Rejection Ratio	CMRR	62	80	_	dB	$V_{DD} = 5V$ , $V_{CM} = -0.3V$ to 5.3V
	CMRR	60	75	_	dB	$V_{DD} = 5V$ , $V_{CM} = 2.5V$ to 5.3V
	CMRR	60	80	_	dB	$V_{DD} = 5V$ , $V_{CM} = -0.3V$ to 2.5V
Open Loop Gain						
DC Open Loop Gain (large signal)	A <sub>OL</sub>	95	115	_	dB	$R_L = 50 \text{ k}\Omega \text{ to V}_{DD}/2,$ $V_{OUT} = 0.1 \text{V to V}_{DD}-0.1 \text{V}$
Output						
Maximum Output Voltage Swing	V <sub>OL</sub> , V <sub>OH</sub>	V <sub>SS</sub> + 10	_	V <sub>DD</sub> – 10	mV	$R_L$ = 50 kΩ to $V_{DD}/2$ , 0.5V output overdrive
inear Region Output Voltage Swing	V <sub>OVR</sub>	V <sub>SS</sub> + 100	_	V <sub>DD</sub> – 100	mV	$R_L = 50 \text{ k}\Omega \text{ to V}_{DD}/2,$ $A_{OL} \ge 95 \text{ dB}$
Output Short Circuit Current	I <sub>SC</sub>	_	2	<u> </u>	mA	V <sub>DD</sub> = 1.4V
	I <sub>SC</sub>	_	20	_	mA	V <sub>DD</sub> = 5.5V
Power Supply				•		•
Supply Voltage	$V_{DD}$	1.4	_	5.5	V	
Quiescent Current per amplifier	ΙQ	0.3	0.6	1.0	μΑ	I <sub>O</sub> = 0

### **AC ELECTRICAL CHARACTERISTICS**

Electrical Characteristics: Unless otherwise indicated, $V_{DD}$ = +1.4V to +5.5V, $V_{SS}$ = GND, $T_A$ = 25°C, $V_{CM}$ = $V_{DD}/2$ , $V_{OUT} \approx V_{DD}/2$ , $V_{CM} = V_{DD}/2$ , and $V_{DD}/2$ , and $V_{DD}/2$ , and $V_{DD}/2$ , $V_{CM} = V_{DD}/2$ .												
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions						
AC Response												
Gain Bandwidth Product	GBWP	_	100	_	kHz							
Slew Rate	SR	_	24	_	V/ms							
Phase Margin	PM	_	60	_	٥	G = +10						
Noise												
Input Voltage Noise	E <sub>ni</sub>	_	5.0	_	$\mu V_{P-P}$	f = 0.1 Hz to 10 Hz						
Input Voltage Noise Density	e <sub>ni</sub>	_	170	_	nV/√Hz	f = 1 kHz						
Input Current Noise Density	i <sub>ni</sub>	_	0.6	_	fA/√Hz	f = 1 kHz						

## MCP6143 CHIP SELECT (CS) ELECTRICAL CHARACTERISTICS

<b>Electrical Characteristics:</b> Unless otherwise indicated, $V_{DD} = +1.4V$ to +5.5V, $V_{SS} = GND$ , $T_A = 25$ °C, $V_{CM} = V_{DD}/2$ , $V_{OLT} \approx V_{DD}/2$ , $R_I = 1$ MΩ to $V_{DD}/2$ , and $C_I = 60$ pF.											
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
CS Low Specifications											
CS Logic Threshold, Low	$V_{IL}$	V <sub>SS</sub>	_	V <sub>SS</sub> +0.3	V						
CS Input Current, Low	I <sub>CSL</sub>	_	5	_	pA	CS = V <sub>SS</sub>					
CS High Specifications											
CS Logic Threshold, High	$V_{IH}$	V <sub>DD</sub> -0.3	_	V <sub>DD</sub>	V						
CS Input Current, High	I <sub>CSH</sub>	_	5	_	pA	$\overline{\text{CS}} = V_{\text{DD}}$					
CS Input High, GND Current	I <sub>SS</sub>	_	-20	_	pА	$\overline{\text{CS}} = V_{\text{DD}}$					
Amplifier Output Leakage, CS High	I <sub>OLEAK</sub>	_	20	_	pА	$\overline{\text{CS}} = V_{\text{DD}}$					
Dynamic Specifications											
CS Low to Amplifier Output Turn-on Time	t <sub>ON</sub>	_	2	50	ms	G = +1V/V, $\overline{\text{CS}}$ = 0.3V to V <sub>OUT</sub> = 0.9V <sub>DD</sub> /2					
CS High to Amplifier Output High-Z	t <sub>OFF</sub>	_	10	_	μs	G = +1V/V, $\overline{\text{CS}}$ = V <sub>DD</sub> -0.3V to V <sub>OUT</sub> = 0.1V <sub>DD</sub> /2					
Hysteresis	V <sub>HYST</sub>	_	0.6	_	V	V <sub>DD</sub> = 5.0V					



**FIGURE 1-1:** Chip Select  $(\overline{CS})$  Timing Diagram (MCP6143 only).


### **TEMPERATURE CHARACTERISTICS**

Electrical Characteristics: Unless otherwise indicated, $V_{DD} = +1.4V$ to +5.5V, $V_{SS} = GND$ .											
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
Temperature Ranges											
Specified Temperature Range	T <sub>A</sub>	-40	_	+85	°C	Industrial Temperature parts					
	T <sub>A</sub>	-40	_	+125	°C	Extended Temperature parts					
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	(Note 1)					
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C						
Thermal Package Resistances											
Thermal Resistance, 5L-SOT-23	$\theta_{JA}$	_	256	_	°C/W						
Thermal Resistance, 6L-SOT-23	$\theta_{JA}$	_	230	_	°C/W						
Thermal Resistance, 8L-PDIP	$\theta_{JA}$	_	85	_	°C/W						
Thermal Resistance, 8L-SOIC	$\theta_{JA}$	_	163	_	°C/W						
Thermal Resistance, 8L-MSOP	$\theta_{JA}$	_	206	_	°C/W						
Thermal Resistance, 14L-PDIP	$\theta_{JA}$	_	70	_	°C/W						
Thermal Resistance, 14L-SOIC	$\theta_{JA}$	_	120	_	°C/W						
Thermal Resistance, 14L-TSSOP	$\theta_{JA}$	_	100	_	°C/W						


Note 1: The MCP6141/2/3/4 family of Industrial Temperature op amps operates over this extended range, but with reduced performance. In any case, the internal Junction Temperature (T<sub>J</sub>) should not exceed the Absolute Maximum specification of +150°C.

### 2.0 TYPICAL PERFORMANCE CURVES


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




**FIGURE 2-1:** Input Offset Voltage at  $V_{DD} = 1.4V$ .




**FIGURE 2-2:** Input Offset Voltage Drift at  $V_{DD} = 1.4V$ .




**FIGURE 2-3:** Input Offset Voltage vs. Common Mode Input Voltage at  $V_{DD} = 1.4V$ .




**FIGURE 2-4:** Input Offset Voltage at  $V_{DD} = 5.5V$ .



**FIGURE 2-5:** Input Offset Voltage Drift at  $V_{DD} = 5.5V$ .



**FIGURE 2-6:** Input Offset Voltage vs. Common Mode Input Voltage at  $V_{DD} = 5.5V$ .



**FIGURE 2-7:** Input Offset Voltage vs. Output Voltage.




FIGURE 2-8: Input Noise Voltage Density vs. Frequency.






FIGURE 2-9: CMRR, PSRR vs. Frequency.



**FIGURE 2-10:** The MCP6141/2/3/4 family shows no phase reversal.



**FIGURE 2-11:** Input Noise Voltage Density vs. Common Mode Input Voltage.







FIGURE 2-12: CMRR, PSRR vs. Ambient Temperature.




**FIGURE 2-13:** Input Bias, Offset Currents vs. Ambient Temperature.



**FIGURE 2-14:** Open-Loop Gain, Phase vs. Frequency.



**FIGURE 2-15:** DC Open-Loop Gain vs. Power Supply Voltage.



**FIGURE 2-16:** Input Bias, Offset Currents vs. Common Mode Input Voltage.





FIGURE 2-17: DC Open-Loop Gain vs. Load Resistance.



**FIGURE 2-18:** DC Open-Loop Gain vs. Output Voltage Headroom.






FIGURE 2-19: Channel-to-Channel Separation vs. Frequency (MCP6142 and MCP6144 only).



**FIGURE 2-20:** Gain Bandwidth Product, Phase Margin vs. Ambient Temperature at  $V_{DD} = 1.4V$ .



**FIGURE 2-21:** Quiescent Current vs. Power Supply Voltage.







FIGURE 2-22: Gain Bandwidth Product, Phase Margin vs. Common Mode Input Voltage.




**FIGURE 2-23:** Gain Bandwidth Product, Phase Margin vs. Ambient Temperature at  $V_{DD} = 5.5V$ .




**FIGURE 2-24:** Output Short Circuit Current vs. Power Supply Voltage.




**FIGURE 2-25:** Output Voltage Headroom vs. Output Current Magnitude.




**FIGURE 2-26:** Slew Rate vs. Ambient Temperature.




**FIGURE 2-27:** Small Signal Non-inverting Pulse Response.




**FIGURE 2-28:** Output Voltage Headroom vs. Ambient Temperature.



**FIGURE 2-29:** Maximum Output Voltage Swing vs. Frequency.



**FIGURE 2-30:** Small Signal Inverting Pulse Response.



**FIGURE 2-31:** Large Signal Non-inverting Pulse Response.






FIGURE 2-32: Chip Select ( $\overline{\text{CS}}$ ) to Amplifier Output Response Time (MCP6143 only).



**FIGURE 2-33:** Large Signal Inverting Pulse Response.



**FIGURE 2-34:** Internal Chip Select  $\overline{(CS)}$  Hysteresis (MCP6143 only).

### 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

MCP6141 (PDIP, SOIC, MSOP)	<b>MCP6141</b> (SOT-23-5)	MCP6142	MCP6143 (PDIP, SOIC, MSOP)	<b>MCP6143</b> (SOT-23-6)	MCP6144	Symbol	Description
6	1	1	6	1	1	V <sub>OUT</sub> , V <sub>OUTA</sub>	Analog Output (op amp A)
2	4	2	2	4	2	V <sub>IN</sub> -, V <sub>INA</sub> -	Inverting Input (op amp A)
3	3	3	3	3	3	$V_{IN}+$ , $V_{INA}+$	Non-inverting Input (op amp A)
7	5	8	7	6	4	$V_{DD}$	Positive Power Supply
_	_	5			5	V <sub>INB</sub> +	Non-inverting Input (op amp B)
_	_	6			6	V <sub>INB</sub> -	Inverting Input (op amp B)
_		7		ı	7	V <sub>OUTB</sub>	Analog Output (op amp B)
_			l	I	8	V <sub>OUTC</sub>	Analog Output (op amp C)
_			l	I	9	V <sub>INC</sub> -	Inverting Input (op amp C)
_		_		ı	10	V <sub>INC</sub> +	Non-inverting Input (op amp C)
4	2	4	4	2	11	$V_{SS}$	Negative Power Supply
_	_	_	-	_	12	V <sub>IND</sub> +	Non-inverting Input (op amp D)
_	_	_	_	_	13	V <sub>IND</sub> -	Inverting Input (op amp D)
	_	_	_		14	V <sub>OUTD</sub>	Analog Output (op amp D)
_	_		8	5		CS	Chip Select
1, 5, 8	_	_	1, 5	_	_	NC	No Internal Connection

### 3.1 Analog Outputs

The output pins are low-impedance voltage sources.

### 3.2 Analog Inputs

The non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

### 3.3 CS Digital Input

This is a CMOS, Schmitt-triggered input that places the part into a low-power mode of operation.

### 3.4 Power Supply ( $V_{SS}$ and $V_{DD}$ )

The positive power supply pin ( $V_{DD}$ ) is 1.4V to 5.5V higher than the negative power supply pin ( $V_{SS}$ ). For normal operation, the other pins are at voltages between  $V_{SS}$  and  $V_{DD}$ .

Typically, these parts are used in a single (positive) supply configuration. In this case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need a local bypass capacitor (typically 0.01  $\mu F$  to 0.1  $\mu F$ ) within 2 mm of the  $V_{DD}$  pin. These can share a bulk capacitor with nearby analog parts (within 100 mm), but it is not required.

### 4.0 APPLICATIONS INFORMATION

The MCP6141/2/3/4 family of op amps is manufactured using Microchip's state-of-the-art CMOS process These op amps are stable for gains of 10 V/V and higher. They are suitable for a wide range of general purpose, low-power applications.


See Microchip's related MCP6041/2/3/4 family of op amps for applications needing unity gain stability.

### 4.1 Rail-to-Rail Inputs

The MCP6141/2/3/4 op amps are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-10 shows the input voltage exceeding the supply voltage without any phase reversal.

The input stage of the MCP6141/2/3/4 op amps uses two differential CMOS input stages in parallel. One operates at low Common mode input voltage (V<sub>CM</sub>), while the other operates at high V<sub>CM</sub>. With this topology, the device operates with V<sub>CM</sub> to 0.3V above V<sub>DD</sub> and 0.3V below V<sub>SS</sub>. The input offset voltage (V<sub>OS</sub>) is measured at V<sub>CM</sub> = V<sub>SS</sub> - 0.3V and V<sub>DD</sub> + 0.3V to ensure proper operation.

Input voltages that exceed the Absolute Maximum Voltage Range ( $V_{SS}-0.3V$  to  $V_{DD}+0.3V$ ) can cause excessive current to flow into or out of the input pins. Current beyond ±2 mA can cause reliability problems. Applications that exceed this rating must be externally limited with a resistor, as shown in Figure 4-1.



**FIGURE 4-1:** Input Current-Limiting Resistor  $(R_{IN})$ .

### 4.2 Rail-to-Rail Output

There are two specifications that describe the output swing capability of the MCP6141/2/3/4 family of op amps. The first specification (Maximum Output Voltage Swing) defines the absolute maximum swing that can be achieved under the specified load condition. Thus, the output voltage swings to within 10 mV of either supply rail with a 50 k $\Omega$  load to VDD/2. Figure 2-10 shows how the output voltage is limited when the input goes beyond the linear region of operation.

The second specification that describes the output swing capability of these amplifiers is the Linear Output Voltage Range. This specification defines the maximum output swing that can be achieved while the amplifier still operates in its linear region. To verify linear operation in this range, the large signal DC Open-Loop Gain ( $A_{OL}$ ) is measured at points inside the supply rails. The measurement must meet the specified  $A_{OL}$  condition in the specification table.

### 4.3 Output Loads and Battery Life

The MCP6141/2/3/4 op amp family has outstanding quiescent current, which supports battery-powered applications. There is minimal quiescent current glitching when Chip Select  $(\overline{CS})$  is raised or lowered. This prevents excessive current draw, and reduced battery life, when the part is turned off or on.

Heavy resistive loads at the output can cause excessive battery drain. Driving a DC voltage of 2.5V across a 100 k $\Omega$  load resistor will cause the supply current to increase by 25  $\mu$ A, depleting the battery 43 times as fast as I $_{\Omega}$  (0.6  $\mu$ A, typ.) alone.

High frequency signals (fast edge rate) across capacitive loads will also significantly increase supply current. For instance, a 0.1  $\mu\text{F}$  capacitor at the output presents an AC impedance of 15.9 k $\Omega$  (1/2 $\pi\text{fC}$ ) to a 100 Hz sinewave. It can be shown that the average power drawn from the battery by a 5.0  $V_{\text{p-p}}$  sinewave (1.77  $V_{\text{rms}}$ ), under these conditions, is

### **EQUATION 4-1:**

$$\begin{split} P_{Supply} &= (V_{DD} - V_{SS}) \, (I_Q + V_{L(p-p)} f \, C_L) \\ &= (5V) (0.6 \, \mu A + 5.0 V_{p-p} \, ^{\bullet} \, 100 Hz \, ^{\bullet} \, 0.1 \mu F) \\ &= 3.0 \, \mu W + 50 \, \mu W \end{split}$$

This will drain the battery 18 times as fast as I<sub>Q</sub> alone.

### 4.4 Stability

### 4.4.1 NOISE GAIN


The MCP6141/2/3/4 op amp family is designed to give high bandwidth and slew rate for circuits with high noise gain  $(G_N)$  or signal gain. Low gain applications should be realized using the MCP6041/2/3/4 op amp family; this simplifies design and implementation issues.

Noise gain is defined to be the gain from a voltage source at the non-inverting input to the output when all other voltage sources are zeroed (shorted out). Noise gain is independent of signal gain and depends only on components in the feedback loop. The amplifier circuits in Figure 4-2 and Figure 4-3 have their noise gain calculated as follows:


### **EQUATION 4-2:**

$$G_N = 1 + \frac{R_F}{R_G} \ge 10 \ V/V$$

In order for the amplifiers to be stable, the noise gain should meet the specified minimum noise gain. Note that a noise gain of  $G_N = +10 \text{ V/V}$  corresponds to a non-inverting signal gain of G = +10 V/V, or to an inverting signal gain of G = -9 V/V.




**FIGURE 4-2:** Noise Gain for Non-inverting Gain Configuration.



**FIGURE 4-3:** Noise Gain for Inverting Gain Configuration.

Figure 4-4 shows a unity gain buffer and Miller integrator that are unstable when used with the MCP6141/2/3/4 family. Note that the capacitor makes the integrator circuit reach unity gain at high frequencies, which makes these op amps unstable.




**FIGURE 4-4:** Typical Unstable Circuits for the MCP6141/2/3/4 Family.

### 4.4.2 CAPACITIVE LOADS


Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity gain buffer (G=+1) is the most sensitive to capacitive loads, though all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g.,  $> 60 \, \text{pF}$  when G = +10), a small series resistor at the output (R<sub>ISO</sub> in Figure 4-5) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 4-5:** Output Resistor, R<sub>ISO</sub> stabilizes large capacitive loads.

Figure 4-6 gives recommended  $R_{\rm ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance ( $C_L/G_N$ ), where  $G_N$  is the circuit's noise gain. For non-inverting gains,  $G_N$  and the Signal Gain are equal. For inverting gains,  $G_N$  is 1+|Signal Gain| (e.g., -9 V/V gives  $G_N$  = +10 V/V).



**FIGURE 4-6:** Recommended R<sub>ISO</sub> Values for Capacitive Loads.

After selecting  $R_{\rm ISO}$  for your circuit, double check the resulting frequency response peaking and step response overshoot. Modify  $R_{\rm ISO}$ 's value until the response is reasonable. Bench evaluation and simulations with the MCP6141/2/3/4 SPICE macro model are helpful.

### 4.5 MCP6143 Chip Select (CS)

The MCP6143 is a single op amp with Chip Select ( $\overline{\text{CS}}$ ). When  $\overline{\text{CS}}$  is pulled high, the supply current drops to 50 nA (typ.) and flows through the  $\overline{\text{CS}}$  pin to  $V_{SS}$ . When this happens, the amplifier output is put into a high impedance state. By pulling  $\overline{\text{CS}}$  low, the amplifier is enabled. If the  $\overline{\text{CS}}$  pin is left floating, the amplifier may not operate properly. Figure 1-1 shows the output voltage and supply current response to a  $\overline{\text{CS}}$  pulse.

### 4.6 Supply Bypass

With this family of operational amplifiers, the power supply pin ( $V_{DD}$  for single supply) should have a local bypass capacitor (i.e., 0.01  $\mu$ F to 0.1  $\mu$ F) within 2 mm for good high frequency performance. It can use a bulk capacitor (i.e., 1  $\mu$ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor is not required for most applications and can be shared with other nearby analog parts.

### 4.7 Unused Op Amps

An unused op amp in a quad package (MCP6144) should be configured as shown in Figure 4-7. These circuits prevent the output from toggling and causing crosstalk. Circuits A and B are set near the minimum noise gain. Circuit A can use any reference voltage between the supplies, provides a buffered DC voltage, and minimizes the supply current draw of the unused op amp. Circuit B may draw a little more supply current for the unused op amp. Circuit C uses the minimum number of components and operates as a comparator; it may draw more current than either Circuit A or B.





FIGURE 4-7: Unused Op Amps.

### 4.8 PCB Surface Leakage

In applications where low input bias current is critical, printed circuit board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5 pA of current to flow, which is greater than the MCP6141/2/3/4 family's bias current at 25°C (1 pA, typ.).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-8.



**FIGURE 4-8:** Example Guard Ring Layout for Inverting Gain.

- 1. Non-inverting Gain and Unity Gain Buffer:
  - a) Connect the non-inverting pin (V<sub>IN</sub>+) to the input with a wire that does not touch the PCB surface.
  - b) Connect the guard ring to the inverting input pin (V<sub>IN</sub>-). This biases the guard ring to the Common mode input voltage.
- Inverting Gain and Trans-impedance Gain (convert current to voltage, such as photo detectors) amplifiers:
  - a) Connect the guard ring to the non-inverting input pin (V<sub>IN</sub>+). This biases the guard ring to the same reference voltage as the op amp (e.g., V<sub>DD</sub>/2 or ground).
  - b) Connect the inverting pin (V<sub>IN</sub>-) to the input with a wire that does not touch the PCB surface.

### 4.9 Application Circuits

### 4.9.1 BATTERY CURRENT SENSING

The MCP6141/2/3/4 op amps' Common Mode Input Range, which goes 0.3V beyond both supply rails, supports their use in high side and low side battery current sensing applications. The very low quiescent current (0.6  $\mu$ A, typ.) help prolong battery life, and the rail-to-rail output supports detection low currents.

Figure 4-9 shows a high side battery current sensor circuit. The 1 k $\Omega$  resistor is sized to minimize power losses. The battery current (I<sub>DD</sub>) through the 1 k $\Omega$  resistor causes its top terminal to be more negative than the bottom terminal. This keeps the Common mode input voltage of the op amp at V<sub>DD</sub>, which is within its allowed range. When no current is flowing, the output will be at its Maximum Output Voltage Swing (V<sub>OH</sub>), which is virtually at V<sub>DD</sub>.




FIGURE 4-9: High Side Battery Current Sensor.

### 4.9.2 INVERTING SUMMING AMPLIFIER

The MCP6141/2/3/4 op amp is well suited for the inverting summing amplifier shown in Figure 4-10 when the resistors at the input (R<sub>1</sub>, R<sub>2</sub>, and R<sub>3</sub>) make the noise gain at least 10 V/V. The output voltage (V<sub>OUT</sub>) is a weighted sum of the inputs (V<sub>1</sub>, V<sub>2</sub>, and V<sub>3</sub>), and is shifted by the V<sub>REF</sub> input. The necessary calculations follow in Equation 4-3.




FIGURE 4-10: Summing Amplifier.

### **EQUATION 4-3:**

### Noise Gain:

$$G_N = I + R_F \left( \frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \right) \ge 10 \text{ V/V}$$

### **Signal Gains:**

$$G_1 = -R_F/R_1$$

$$G_2 = -R_F/R_2$$

$$G_3 = -R_F/R_3$$

### **Output Signal:**

$$V_{OUT} = V_1 G_1 + V_2 G_2 + V_3 G_3 + V_{REF} G_N$$

### 5.0 DESIGN TOOLS

Microchip provides the basic design tools needed for the MCP6141/2/3/4 family of op amps.

### 5.1 SPICE Macro Model

The latest SPICE macro model for the MCP6141/2/3/4 op amps is available on our web site at www.microchip.com. This model is intended to be an initial design tool that works well in the op amp's linear region of operation at room temperature. See the model file for information on its capabilities.


Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.


### 5.2 FilterLab<sup>®</sup> Software

The FilterLab software is an innovative tool that simplifies analog active filter (using op amps) design. It is available free of charge from our web site at www.microchip.com. The FilterLab software tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

### 6.0 PACKAGING INFORMATION

### 6.1 Package Marking Information






Device	E-Temp Code
MCP6141	ASNN

Note: Applies to 5-Lead SOT-23




6-Lead SOT-23 (MCP6143)




Device	E-Temp Code
MCP6143	AWNN

Note: Applies to 6-Lead SOT-23



8-Lead MSOP







**Legend:** XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

(e3) Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3)


can be found on the outer packaging for this package.


In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available


characters for customer-specific information.

Note:

### **Package Marking Information (Continued)**










MCP6141


**1**0536




### **Package Marking Information (Continued)**







## 5-Lead Plastic Small Outline Transistor (OT) (SOT-23)



	Units		INCHES*	N			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		5			5	
Pitch	р		.038			0.95	
Outside lead pitch (basic)	p1		.075			1.90	
Overall Height	Α	.035	.046	.057	0.90	1.18	1.45
Molded Package Thickness	A2	.035	.043	.051	0.90	1.10	1.30
Standoff	A1	.000	.003	.006	0.00	0.08	0.15
Overall Width	Е	.102	.110	.118	2.60	2.80	3.00
Molded Package Width	E1	.059	.064	.069	1.50	1.63	1.75
Overall Length	D	.110	.116	.122	2.80	2.95	3.10
Foot Length	L	.014	.018	.022	0.35	0.45	0.55
Foot Angle	f	0	5	10	0	5	10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.014	.017	.020	0.35	0.43	0.50
Mold Draft Angle Top	а	0	5	10	0	5	10
Mold Draft Angle Bottom	р	0	5	10	0	5	10

<sup>\*</sup> Controlling Parameter

### Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.


EIAJ Equivalent: SC-74A


Drawing No. C04-091


Revised 09-12-05

## 6-Lead Plastic Small Outline Transistor (CH) (SOT-23)









	Units		INCHES*		N	MILLIMETERS		
Dimension Li	mits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		6			6		
Pitch	р		038 BSC		(	0.95 BSC		
Outside lead pitch	p1		075 BSC		,	1.90 BSC		
Overall Height	А	.035	.046	.057	0.90	1.18	1.45	
Molded Package Thickness	A2	.035	.043	.051	0.90	1.10	1.30	
Standoff	A1	.000	.003	.006	0.00	0.08	0.15	
Overall Width	Е	.102	.110	.118	2.60	2.80	3.00	
Molded Package Width	E1	.059	.064	.069	1.50	1.63	1.75	
Overall Length	D	.110	.116	.122	2.80	2.95	3.10	
Foot Length	L	.014	.018	.022	0.35	0.45	0.55	
Foot Angle	ф	0	5	10	0	5	10	
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.014	.017	.020	0.35	0.43	0.50	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	

<sup>\*</sup> Controlling Parameter

### Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side. BSC: Basic Dimension. Theoretically exact value shown without tolerances.


See ASME Y14.5M

JEITA (formerly EIAJ) equivalent: SC-74A

Drawing No. C04-120

Revised 09-12-05

### 8-Lead Plastic Micro Small Outline Package (MS) (MSOP)



	Units		INCHES		MI	LLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.026 BSC		·	0.65 BSC		
Overall Height	Α	-	-	.043	-	-	1.10	
Molded Package Thickness	A2	.030	.033	.037	0.75	0.85	0.95	
Standoff	A1	.000	1	.006	0.00	-	0.15	
Overall Width	E		.193 BSC			4.90 BSC		
Molded Package Width	E1		.118 BSC		3.00 BSC			
Overall Length	D		.118 BSC		3.00 BSC			
Foot Length	L	.016	.024	.031	0.40	0.60	0.80	
Footprint (Reference)	F		.037 REF			0.95 REF		
Foot Angle	ф	0°	1	8°	0°	-	8°	
Lead Thickness	С	.003	.006	.009	0.08	-	0.23	
Lead Width	В	.009	.012	.016	0.22	=	0.40	
Mold Draft Angle Top	α	5°	1	15°	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	5°	-	15°	

<sup>\*</sup> Controlling Parameter

### Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

 ${\it BSC: Basic \ Dimension. Theoretically \ exact \ value \ shown \ without \ tolerances.}$ 

See ASME Y14.5M

 $\label{eq:REF:Reference Dimension, usually without tolerance, for information purposes only. \\$ 


See ASME Y14.5M

JEDEC Equivalent: MO-187

Drawing No. C04-111

Revised 07-21-05

## 8-Lead Plastic Dual In-line (P) – 300 mil Body (PDIP)




	Units		INCHES*	M	IILLIMETERS	3	
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8		_	8	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001

Drawing No. C04-018

<sup>\*</sup> Controlling Parameter § Significant Characteristic Notes:

## 8-Lead Plastic Micro Small Outline Package (MS) (MSOP)




	Units	s INCHES*			MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8		8		
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eВ	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter § Significant Characteristic

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-018

## 14-Lead Plastic Dual In-line (P) – 300 mil Body (PDIP)




	Units	INCHES*		MILLIMETERS			
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14		14		
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.740	.750	.760	18.80	19.05	19.30
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eВ	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001

Drawing No. C04-005

<sup>\*</sup> Controlling Parameter § Significant Characteristic Notes:

## 14-Lead Plastic Small Outline (SL) - Narrow, 150 mil Body (SOIC)



	Units	Jnits INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		14		14		
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.236	.244	5.79	5.99	6.20
Molded Package Width	E1	.150	.154	.157	3.81	3.90	3.99
Overall Length	D	.337	.342	.347	8.56	8.69	8.81
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

<sup>\*</sup> Controlling Parameter


### Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012


Drawing No. C04-065


<sup>§</sup> Significant Characteristic

## 14-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body (TSSOP)









	Units	INCHES			MILLIMETERS*			
Dimension Li	MIN	NOM	MAX	MIN	NOM	MAX		
Number of Pins	n	14				14		
Pitch	р	.026 BSC			0.65 BSC			
Overall Height	Α	.039	.041	.043	1.00	1.05	1.10	
Molded Package Thickness	A2	.033	.035	.037	0.85	0.90	0.95	
Standoff	A1	.002	.004	.006	0.05	0.10	0.15	
Overall Width	E	.246	.251	.256	6.25	6.38	6.50	
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50	
Molded Package Length	D	.193	.197	.201	4.90	5.00	5.10	
Foot Length	L	.020	.024	.028	0.50	0.60	0.70	
Foot Angle	ф	0°	4°	8°	0°	4°	8°	
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.007	.010	.012	0.19	0.25	0.30	
Mold Draft Angle Top	α	12° REF			12° REF			
Mold Draft Angle Bottom	β	12° REF 12° REF						

<sup>\*</sup> Controlling Parameter

### Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M

REF: Reference Dimension, usually without tolerance, for information purposes only.

See ASME Y14.5M

JEDEC Equivalent: MO-153 AB-1

Drawing No. C04-087

Revised: 08-17-05

NOTES:

### APPENDIX A: REVISION HISTORY

### **Revision B (November 2005)**

The following is the list of modifications:

- 1. Added the following:
  - a) SOT-23-5 package for the MCP6141 single op amps.
  - SOT-23-6 package for the MCP6143 single op amps with Chip Select.
  - c) Extended Temperature (-40°C to +125°C) op amps.
- Updated specifications in Section 1.0 "Electrical Characteristics" for E-temp parts.
- 3. Corrected and updated plots in **Section 2.0** "**Typical Performance Curves**".
- 4. Added Section 3.0 "Pin Descriptions".
- 5. Updated **Section 4.0 "Applications Information"** and added section on unused op amps.
- Updated Section 5.0 "Design Tools" to include FilterLab.
- 7. Added SOT-23-5 and SOT-23-6 packages and corrected package marking information in **Section 6.0 "Packaging Information"**.
- 8. Added Appendix A: "REVISION HISTORY".

### **Revision A (September 2002)**

• Original Release of this Document.

NOTES:

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	- X	/ XX	Е	Examples:	
	Γ	Τ	a)	MCP6141-I/P:	Industrial Temp., 8LD PDIP package.
Device	Temperature Range	Package	b)	MCP6141T-E/OT:	Tape and Reel, Extended Temp., 5LD SOT-23 package.
Device:	MCP6141: MCP6141T:	Single Op Amp Single Op Amp	a)	MCP6142-I/SN:	Industrial Temp.,
	MCP6142:	(Tape and Reel for SOT-23, SOIC, MSOP) Dual Op Amp	a)	WCF0142-1/31N.	8LD SOIC package.
	MCP6142T:	Dual Op Amp (Tape and Reel for <u>SO</u> IC and MSOP)	b)	MCP6142T-E/MS:	Tape and Reel, Extended Temp., 8LD MSOP package.
	MCP6143: MCP6143T:	Single Op Amp w/ <u>CS</u> Single Op Amp w/ CS (Tape and Reel for SOT-23, SOIC, MSOP)			осы моор раскаде.
	MCP6144: MCP6144T:	Quad Op Amp Quad Op Amp	a)		Industrial Temp., 8LD PDIP package.
		(Tape and Reel for SOIC and TSSOP)	b)	MCP6143T-E/CH:	Tape and Reel, Extended Temp., 6LD SOT-23 package.
Temperature		C to +85°C (Industrial)			OLD 301-23 package.
Range:	E = -40°	C to +125°C (Extended)			
Package:	CH = Plast	ic Small Outline Transistor (SOT-23),	a)	MCP6144-I/SL:	Industrial Temp., 14LD PDIP package.
rackage.		d (Tape and Reel - MCP6143 only)	b)	MCP6144T-E/ST:	Tape and Reel,
		ic Micro Small Outline (MSOP), 8-lead			Extended Temp., 14LD TSSOP package.
		ic Small Outline Transistor (SOT-23), d (Tape and Reel - MCP6141 only)			1425 10001 package.
		ic DIP (300 mil Body), 8-lead, 14-lead			
		ic SOIC (150 mil Body), 14-lead			
		ic SOIC (150 mil Body), 8-lead ic TSSOP (4.4 mm Body), 14-lead			
	SI = Plasi	ic 1330F (4.4 IIIII Douy), 14-leau			
			_   _		

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

### **Trademarks**

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance and WiperLock are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the  $\mbox{U.S.A.}$ 

All other trademarks mentioned herein are property of their respective companies.

@ 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELoo® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



## WORLDWIDE SALES AND SERVICE

### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose

Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

**Toronto** 

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi

Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea - Gumi

Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Penang

Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

**Taiwan - Kaohsiung** Tel: 886-7-536-4818

Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham** 

Tel: 44-118-921-5869 Fax: 44-118-921-5820