ON Semiconductor®

N01L6183A

1Mb Ultra-Low Power Asynchronous CMOS SRAM

64K × 16 bit

Overview

The N01L6183A is an integrated memory device containing a 1 Mbit Static Random Access Memory organized as 65,536 words by 16 bits. The device is designed and fabricated using ON Semiconductor's advanced CMOS technology to provide both high-speed performance and ultra-low power. The device operates with a single chip enable ($\overline{CE}$) control and output enable ($\overline{OE}$) to allow for easy memory expansion. Byte controls ($\overline{UB}$ and $\overline{LB}$) allow the upper and lower bytes to be accessed independently. The N01L6183A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40^{o}C to +85^{o}C and is available in JEDEC standard packages compatible with other standard 64Kb x 16 SRAMs.

Features

- **Single Wide Power Supply Range**
  1.65 to 2.2 Volts

- **Very low standby current**
  0.5µA at 1.8V (Typical)

- **Very low operating current**
  0.7mA at 1.8V and 1µs (Typical)

- **Very low Page Mode operating current**
  0.5mA at 1.8V and 1µs (Typical)

- **Simple memory control**
  Single Chip Enable ($\overline{CE}$)
  Byte control for independent byte operation
  Output Enable ($\overline{OE}$) for memory expansion

- **Low voltage data retention**
  Vcc = 1.2V

- **Very fast output enable access time**
  30ns $\overline{OE}$ access time

- **Automatic power down to standby mode**

- **TTL compatible three-state output driver**

- **Compact space saving BGA package available**

Product Family

Part Number	Package Type	Operating Temperature	Power Supply (Vcc)	Speed	Standby Current (I_{SB}), Typical	Operating Current (Icc), Typical
N01L6183AB	48 - BGA	-40^{o}C to +85^{o}C	1.65V - 2.2V	70ns @ 1.8V 85ns @ 1.65V	0.5 µA	0.7 mA @ 1MHz
N01L6183AT	44 - TSOP II					
N01L6183AB2	48 - BGA Green					
N01L6183AT2	44 - TSOP II Green					

Pin Configurations

N01L6183A TSOP

44-pin TSOP:
Left side (pins 1-22): A4 (1), A3 (2), A2 (3), A1 (4), A0 (5), $\overline{CE}$ (6), I/O0 (7), I/O1 (8), I/O2 (9), I/O3 (10), VCC (11), VSS (12), I/O4 (13), I/O5 (14), I/O6 (15), I/O7 (16), $\overline{WE}$ (17), A15 (18), A14 (19), A13 (20), A12 (21), NC (22)

Right side (pins 23-44): NC (23), A11 (24), A10 (25), A9 (26), A8 (27), NC (28), I/O8 (29), I/O9 (30), I/O10 (31), I/O11 (32), VCC (33), VSS (34), I/O12 (35), I/O13 (36), I/O14 (37), I/O15 (38), $\overline{LB}$ (39), $\overline{UB}$ (40), $\overline{OE}$ (41), A7 (42), A6 (43), A5 (44)

48 Pin BGA (top)
6 x 8 mm

	1	2	3	4	5	6
A	$\overline{LB}$	$\overline{OE}$	A0	A1	A2	NC
B	I/O8	$\overline{UB}$	A3	A4	$\overline{CE}$	I/O0
C	I/O9	I/O10	A5	A6	I/O1	I/O2
D	VSS	I/O11	NC	A7	I/O3	VCC
E	VCC	I/O12	NC	NC	I/O4	VSS
F	I/O14	I/O13	A14	A15	I/O5	I/O6
G	I/O15	NC	A12	A13	$\overline{WE}$	I/O7
H	NC	A8	A9	A10	A11	NC

Pin Descriptions

Pin Name	Pin Function
A$_0$-A$_{15}$	Address Inputs
$\overline{WE}$	Write Enable Input
$\overline{CE}$	Chip Enable Input
$\overline{OE}$	Output Enable Input
$\overline{LB}$	Lower Byte Enable Input
$\overline{UB}$	Upper Byte Enable Input
I/O$_0$-I/O$_{15}$	Data Inputs/Outputs
NC	Not Connected
V$_{CC}$	Power
V$_{SS}$	Ground

July 2008 - Rev. 8

N01L6183A

Functional Block Diagram

Functional Description

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	I/O$_0$ - I/O$_{15}$[1]	MODE	POWER
H	X	X	X	X	High Z	Standby[2]	Standby
L	X	X	H	H	High Z	Active	Active
L	L	X[3]	L[1]	L[1]	Data In	Write[3]	Active -> Standby[4]
L	H	L	L[1]	L[1]	Data Out	Read	Active -> Standby[4]
L	H	H	L[1]	L[1]	High Z	Active	Standby[4]

1. When $\overline{UB}$ and $\overline{LB}$ are in select mode (low), I/O$_0$ - I/O$_{15}$ are affected as shown. When $\overline{LB}$ only is in the select mode only I/O$_0$ - I/O$_7$ are affected as shown. When $\overline{UB}$ is in the select mode only I/O$_8$ - I/O$_{15}$ are affected as shown.

2. When the device is in standby mode, control inputs ($\overline{WE}$, $\overline{OE}$, $\overline{UB}$, and $\overline{LB}$), address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

3. When $\overline{WE}$ is invoked, the $\overline{OE}$ input is internally disabled and has no effect on the circuit.

4. The device will consume active power in this mode whenever addresses are changed. Data inputs are internally isolated from any external influence.

Capacitance[1]

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C_{IN}	V_{IN} = 0V, f = 1 MHz, T_A = 25°C		8	pF
I/O Capacitance	$C_{I/O}$	V_{IN} = 0V, f = 1 MHz, T_A = 25°C		8	pF

1. These parameters are verified in device characterization and are not 100% tested

N01L6183A

Absolute Maximum Ratings[1]

Item	Symbol	Rating	Unit
Voltage on any pin relative to V_{SS}	$V_{IN,OUT}$	–0.3 to V_{CC}+0.3	V
Voltage on V_{CC} Supply Relative to V_{SS}	V_{CC}	–0.3 to 3.0	V
Power Dissipation	P_D	500	mW
Storage Temperature	T_{STG}	–40 to 125	^{o}C
Operating Temperature	T_A	-40 to +85	^{o}C
Soldering Temperature and Time	T_{SOLDER}	260^{o}C, 10sec	^{o}C

1. Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Characteristics (Over Specified Temperature Range)

Item	Symbol	Test Conditions	Min.	Typ[1]	Max	Unit
Supply Voltage	V_{CC}		1.65	1.8	2.2	V
Data Retention Voltage	V_{DR}	Chip Disabled[3]	1.2			V
Input High Voltage	V_{IH}		0.7V_{CC}		V_{CC}+0.3	V
Input Low Voltage	V_{IL}		–0.3		0.3V_{CC}	V
Output High Voltage	V_{OH}	I_{OH} = 0.2mA	V_{CC}–0.3			V
Output Low Voltage	V_{OL}	I_{OL} = -0.2mA			0.3	V
Input Leakage Current	I_{LI}	V_{IN} = 0 to V_{CC}			0.5	μA
Output Leakage Current	I_{LO}	$\overline{OE}$ = V_{IH} or Chip Disabled			0.5	μA
Read/Write Operating Supply Current @ 1 μs Cycle Time[2]	I_{CC1}	V_{CC}=2.2 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		0.7	3.0	mA
Read/Write Operating Supply Current @ 85 ns Cycle Time[2]	I_{CC2}	V_{CC}=2.2 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0		8	16	mA
Page Mode Operating Supply Current @ 85ns Cycle Time[2] (Refer to Power Savings with Page Mode Operation diagram)	I_{CC3}	V_{CC}=2.2 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0,		3		mA
Read/Write Quiescent Operating Supply Current[3]	I_{CC4}	V_{CC}=2.2 V, V_{IN}=V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0, f = 0			20	μA
Maximum Standby Current[3]	I_{SB1}	V_{IN} = V_{CC} or 0V Chip Disabled t_A= 85^{o}C, V_{CC} = 2.2 V		0.5	10	μA
Maximum Data Retention Current[3]	I_{DR}	V_{CC} = 1.2V, V_{IN} = V_{CC} or 0 Chip Disabled, t_A= 85^{o}C			5	μA

1. Typical values are measured at Vcc=Vcc Typ., T_A=25°C and are not 100% tested.

2. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

3. This device assumes a standby mode if the chip is disabled ($\overline{CE}$ high). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS

N01L6183A

Power Savings with Page Mode Operation ($\overline{WE}$ = V_{IH})

Page Address (A4 - A15) — Open page

Word Address (A0 - A3) — Word 1 — Word 2 — ⋯ — Word 16

$\overline{CE}$

$\overline{OE}$

$\overline{LB}$, $\overline{UB}$

Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.

N01L6183A

Timing Test Conditions

Item	
Input Pulse Level	$0.1V_{CC}$ to $0.9 V_{CC}$
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	$0.5 V_{CC}$
Output Load	CL = 30pF
Operating Temperature	-40 to +85 ^{o}C

Timing

Item	Symbol	1.65 - 2.2 V		1.8 - 2.2 V		Units
		Min.	Max.	Min.	Max.	
Read Cycle Time	t_{RC}	85		70		ns
Address Access Time	t_{AA}		85		70	ns
Chip Enable to Valid Output	t_{CO}		85		70	ns
Output Enable to Valid Output	t_{OE}		35		30	ns
Byte Select to Valid Output	t_{LB}, t_{UB}		30		25	ns
Chip Enable to Low-Z output	t_{LZ}	10		10		ns
Output Enable to Low-Z Output	t_{OLZ}	5		5		ns
Byte Select to Low-Z Output	t_{LBZ}, t_{UBZ}	10		10		ns
Chip Disable to High-Z Output	t_{HZ}		30		25	ns
Output Disable to High-Z Output	t_{OHZ}		30		25	ns
Byte Select Disable to High-Z Output	t_{LBHZ}, t_{UBHZ}		30		25	ns
Output Hold from Address Change	t_{OH}	5		5		ns
Write Cycle Time	t_{WC}	85		70		ns
Chip Enable to End of Write	t_{CW}	50		40		ns
Address Valid to End of Write	t_{AW}	50		40		ns
Byte Select to End of Write	t_{LBW}, t_{UBW}	50		40		ns
Write Pulse Width	t_{WP}	50		40		ns
Address Setup Time	t_{AS}	0		0		ns
Write Recovery Time	t_{WR}	0		0		ns
Write to High-Z Output	t_{WHZ}		25		20	ns
Data to Write Time Overlap	t_{DW}	40		35		ns
Data Hold from Write Time	t_{DH}	0		0		ns
End Write to Low-Z Output	t_{OW}	10		10		ns

N01L6183A

Timing of Read Cycle ($\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)

Address

t_{RC}

t_{AA}

t_{OH}

Data Out

Previous Data Valid

Data Valid

Timing Waveform of Read Cycle ($\overline{WE} = V_{IH}$)

Address

t_{RC}

t_{AA}

t_{HZ}

t_{CO}

$\overline{CE}$

t_{LZ}

t_{OHZ}

t_{OE}

$\overline{OE}$

t_{OLZ}

t_{LB}, t_{UB}

$\overline{LB}, \overline{UB}$

t_{LBLZ}, t_{UBLZ}

t_{LBHZ}, t_{UBHZ}

High-Z

Data Out

Data Valid

N01L6183A

Timing Waveform of Write Cycle ($\overline{WE}$ control)

Timing Waveform of Write Cycle ($\overline{CE}$ Control)

N01L6183A

44-Lead TSOP II Package (T44)

18.41±0.13

10.16±0.13

11.76±0.20

0.80mm REF

0.45
0.30

SEE DETAIL B

DETAIL B

1.10±0.15

0.20
0.00

0.80mm REF

0°-8°

Note:

1. All dimensions in millimeters

2. Package dimensions exclude molding flash

N01L6183A

Ball Grid Array Package

A1 BALL PAD CORNER (3)

D

E

TOP VIEW

0.28±0.05
1.24±0.10

1. 0.35±0.05 DIA.

2. SEATING PLANE - Z

⊕	0.15	Z
⊕	0.05	Z

SIDE VIEW

SD

A1 BALL PAD CORNER

e
SE

K TYP

J TYP

e

BOTTOM VIEW

1. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER. PARALLEL TO PRIMARY Z.

2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

3. A1 BALL PAD CORNER I.D. TO BE MARKED BY INK.

Dimensions (mm)

D	E	e = 0.75				BALL MATRIX TYPE
		SD	SE	J	K	
6±0.10	8±0.10	0.375	0.375	1.125	1.375	FULL

Ordering Information

Part Number	Package	Shipping Method
N01L6183AT7I	Leaded 44-TSOP II	Tray
N01L6183AT27I	Green 44-TSOP II (RoHS Compliant)	Tray
N01L6183AB7I	Leaded 48-BGA	Tray
N01L6183AB27I	Green 48-BGA (RoHS Compliant)	Tray
N01L6183AT7IT	Leaded 44-TSOP II	Tape & Reel
N01L6183AT27IT	Green 44-TSOP II (RoHS Compliant)	Tape & Reel
N01L6183AB7IT	Leaded 48-BGA	Tape & Reel
N01L6183AB27IT	Green 48-BGA (RoHS Compliant)	Tape & Reel

Revision History

Revision #	Date	Change Description
A	Jan. 2001	Initial advance release
B	Apr. 2001	Changed operating voltage to 2.2V. Other minor erratas.
C	Dec. 2001	Part number change from EM064U16, modified Overview and Features, added Page Mode Operation diagam, revised Operating Characteristics table, Functional Description table and Ordering Information diagram
D	Nov. 2002	Replaced Isb and Icc on Product Family table with typical values
E	Oct. 2004	Added Pb-Free and Green Package Option
F	Nov. 2005	Removed Pb-Free Pkg, added Greenn Pkg & RoHS Compliant
G	September 2006	Converted to AMI Semiconductor
8	July 2008	Converted to ON Semiconductor and new part numbers

PUBLICATION ORDERING INFORMATION