

# 82C814 Docking Station Controller Preliminary Data Book

Revision: 2.0 912-2000-016 October 31, 1996

#### Copyright

Copyright © 1996, OPTi Inc. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of OPTi Incorporated, 888 Tasman Drive, Milpitas, CA 95035.

#### **Disclaimer**

OPTi Inc. makes no representations or warranties with respect to the design and documentation herein described and especially disclaims any implied warranties of merchantability or fitness for any particular purpose. Further, OPTi Inc. reserves the right to revise the design and associated documentation and to make changes from time to time in the content without obligation of OPTi Inc. to notify any person of such revisions or changes.

Note: Before designing contact OPTi for latest Product Alerts, Applications Notes, and Errata for this product line.

#### **Trademarks**

OPTi and OPTi Inc. are registered trademarks of OPTi Inc. All other trademarks and copyrights are the property of their respective holders.

#### **OPTi Inc.**

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001

Fax: (408) 486-8001 WWW: http://www.opti.com/

# **Table of Contents**

1.0	Features				
2.0	) Overview				
				_	
3.0	Sigi	nal Defi	initions	2	
	3.1	Termin	nology/Nomenclature Conventions	2	
	3.2	Signal	Descriptions	€	
		3.2.1	Host Interface PCI Signals		
		3.2.2	Docking Control and Sense Signals		
		3.2.3	PCI Docking Interface Pins	7	
		3.2.4	Interrupt Interface Pins	8	
	3.3	Strap-9	Selected Interface Options		
		3.2.5	Power, Ground and No Connect Pins		
	3.4	Interna	al Resistors	1(	
	0.4	mtorrie			
4.0	Fun	ctional	Description	11	
	4.1	OPTi D	Oocking Station Controller Chipset	11	
	4.2	Chipse	et Compatibility	11	
	4.3	Interfa	ce Overview	11	
	4.4	Device	Type Detection Logic	12	
	4.5	Primar	y PCI Bus	13	
	4.6	PCI-to-	-CardBus Bridge	13	
		4.6.1	Configuration Cycle		
			4.6.1.1 Translation Between Type 0 and Type 1 Configuration Cycles	13	
		4.6.2	Cycle from Host to Docking Interface	14	
		4.6.3	Master Cycle from Docking Interface	14	
		4.6.4	Inability to Complete a Posted Write	14	
		4.6.5	Cycle Termination by Target		
			4.6.5.1 Posted Write Termination		
			4.6.5.2 Non-Posted Write Termination		
			4.6.5.3 Read (Prefetched or Non-Prefetched) Termination	14	



# *Preliminary* **82C814**

## Table of Contents (cont.)

4.7	PCI Do	ocking Station Operation	15
	4.7.1	Introduction	15
	4.7.2	Procedure	15
	4.7.3	Initial Setup	15
	4.7.4	Action Upon Attachment of Dock	16
4.8	Status	s Change Service Routine	17
	4.8.1	Docking Event	17
	4.8.2	Undocking Event	17
	4.8.3	Notes on Undocking	17
	4.8.4	Retest	17
	4.8.5	PCI Clock Buffering	18
4.9	Interru	upt Support	18
	4.9.1	PCI INTx# Implementation	18
	4.9.2	IRQ Driveback Logic	18
		4.9.2.1 Interrupt Status Return Latency	19
		, ,	
		•	
	4.9.3	·	
	404	·	
	4.9.4	• •	
		4.9.4.1 Operation	22
82C	814 Re	egister Set	23
5.1	Regist	ter State on Device Removal	23
5.2	Base I	Register Group	23
5.3	82C81	4-Specific Register Group	31
	5.3.1	IRQLATCH	31
	5.3.2	CLKRUN#	31
	5.3.3	Slot Buffer Enable, Slew Rate, and Threshold Control	31
	5.3.4	Dual ISA Buses	31
5.4	CardB	Bus Register Group	34
	5.4.1	Power Control	34
	4.8 4.9 5.1 5.2 5.3	4.7.1 4.7.2 4.7.3 4.7.4  4.8  4.8.1 4.8.2 4.8.3 4.8.4 4.8.5  4.9  Interreduction 4.9.1 4.9.2  4.9.3 4.9.4  82C814 Reference 5.1 Register 5.2 Base 5.3 5.3.1 5.3.2 5.3.3 5.3.4  5.4 Cardian	4.7.1 Introduction 4.7.2 Procedure



## Table of Contents (cont.)

	5.5	Dockir	ng Station	Window Selection Group	37
		5.5.1	Warning	g on Using Docking Station Windows	37
		5.5.2	Docking	Station Window Registers	37
			5.5.2.1	Cycle Decoding	
			5.5.2.2	Cycle Trapping	38
			5.5.2.3	ISA Window Selection	38
	5.6	Regist	er Summ	ary	45
6.0	Elec	ctrical	Ratings		48
	6.1	Absolu	ute Maxim	num Ratings	48
	6.2	DC Ch	aracterist	tics: VCC = 3.3V or 5.0V ±5%, TA = 0°C to +70°C	48
	6.3	AC Ch	aracterist	tics	49
	6.4	AC Tir	ning Diag	rams	50
7.0	Med	hnical	Packag	e Outline	51
Арр	endi	x A II	RQ Drive	eback Protocol	53
	A.1	Driveb	ack Cycle	e Format	53
	A.2	Edge v	vs Level N	flode, IRQ Polarity	54
	A.3	Host F	landling o	of IRQ Driveback Information	54
	Δ 4	Fytern	al Imnlem	nentation	54



# *Preliminary* **82C814**



Page vi 912-2000-016
Revision: 2.0

# **List of Figures**

Figure 2-1	Multiple ISA Bus Support	1
Figure 3-1	Pin Diagram	3
Figure 3-2	Power-Up Timing	10
Figure 4-1	82C814 Organization	
Figure 4-2	Worst Case IRQ Driveback Latency Example	19
Figure 6-1	Setup Timing Waveform	50
Figure 6-2	Hold Timing Waveform	50
Figure 6-3	Output Delay Timing Waveform	50
Figure 7-1	144-Pin TQFP, Thin Quad Flat Pack	51
Figure A-1	IRQ Driveback Cycle High-Priority Request	53
Figure A-2	Dynamic Resourcing	55
Figure A-3	Static Resourcing	55



# *Preliminary* **82C814**



Page viii 912-200

# **List of Tables**

Table 3-1	Signal Definitions Legend	2
Table 3-2	Numerical Pin Cross-Reference List	
Table 3-3	Alphabetical Pin Cross-Reference List	5
Table 3-4	Strap Options for 82C814 Configurations	
Table 3-5	Internal Keeper Resistor Scheme	10
Table 4-1	Device Detection (CardBus Rules)	12
Table 4-2	CLKRUN# Control Bits	13
Table 4-3	Translation Feature Configuration Bit	13
Table 4-4	Write Posting Associated Registers	14
Table 4-5	Summary of Typical Settings (using IRQ5 for SMI)	16
Table 4-6	Register used to Delay Internal PCICLK to Compensate for Trace Delays	18
Table 4-7	EOI Delay Setting	20
Table 4-8	Intel SIRQ Control Bit	21
Table 4-9	Compaq SIRQ Control Bits	22
Table 5-1	Base Register Group - PCICFG 00h-4Fh	23
Table 5-2	Specific Register Group - PCICFG 50h-5Fh	31
Table 5-3	CardBus Register Set in System Memory	34
Table 5-4	CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh	34
Table 5-5	Docking Station Access Windows	37
Table 5-6	Power-on Reset, Card Removal Defaults for Docking Station Window Registers	37
Table 5-7	Docking Station Window Registers - PCICFG 80h-FFh	38
Table 5-8	82C814 Register Summary	45
Table A-1	Information Provided on a Driveback Cycle	53
Table A-2	Information Provided on a Optional Data Phase 2 of IRQ Driveback Cycle	54



# *Preliminary* **82C814**



Page x 912-200



## **Docking Station Controller**

#### 1.0 Features

- · Provides true hot docking and undocking
- Supports 3.3V or 5.0V PCI dock
- Host PCI bus can be 3.3V or 5.0V
- Works in conjunction with 82C825 PCI-to-ISA bridge to provide reliable ISA support on the dock
- Provides eight windows, selectable for memory or I/O
- · Offers additional fixed window for VGA
- Supports INTA#, INTB#, INTC#, INTD#
- · Supports four bus masters
- · Generates PCI clocks for four devices
- Bridge solution increases primary PCI bus bandwidth by off-loading transactions into buffers
- · Packaged in 144-pin TQFP (Thin Quad Flat Pack)


#### 2.0 Overview

This document describes the OPTi 82C814 Docking Station Controller, a true bridge docking solution that allows software to treat the docking station like a dynamically insertable/removable CardBus card.

The PCI software interface conforms to the CardBus header layout, instead of the PCI-to-PCI bridge header layout, to overcome the limitations of PCI-to-PCI bridges.

The docking controller implements a true PCI-PCI bridge with full buffering and synchronous or asynchronous operation.

Figure 2-1 Multiple ISA Bus Support



#### 3.0 Signal Definitions

The 82C814 chip provides a primary interface which is PCI-based. It also provides an independent attachment interface, which can be switched on and off dynamically.

# 3.1 Terminology/Nomenclature Conventions

The "#" symbol at the end of a signal name indicates that the active, or asserted state occurs when the signal is at a low voltage level. When "#" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms "assertion" and "negation" are used extensively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term "assert", or "assertion" indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term "negate", or "negation" indicates that a signal is inactive.

The 82C814 has some pins that have multiple functions (denoted by "+" in the pin name). These functions are either:

- cycle-multiplexed (always enabled and available when a particular cycle is in progress),
- a strap option (configured at reset),
- · or selected via register programming.

The tables in this section use several common abbreviations. Table 3-1 lists the mnemonics and their meanings.

Table 3-1 Signal Definitions Legend

	<b>5</b>
Mnemonic	Description
CMOS	CMOS-level compatible
Dcdr	Decoder
Ext	External
G	Ground
I	Input
I/O	Input/Output
Int	Internal
Mux	Multiplexer
0	Output
OD	Open drain (open-collector) CMOS-level compatible
Р	Power
PD	Pull-down resistor
PU	Pull-up resistor
S	Schmitt-trigger TTL-level compatible
TTL	TTL-level compatible



Page 2 912-2000-016

Figure 3-1 Pin Diagram






Table 3-2 Numerical Pin Cross-Reference List

Pin No.	Pin Name	Pin Type	
1	AD7	I/O	
2	AD6	I/O	
3	AD5	I/O	
4	AD4	I/O	
5	AD3	I/O	
6	AD2	I/O	
7	GND	G	
8	AD1	I/O	
9	AD0	I/O	
10	CLKRUN#	I/O	
11	IRQLATCH	I/O	
12	NC		
13	VENID	0	
	EXTCLK	I	
14	VCC	Р	
15	ENVCC3	0	
16	ENVCC5	0	
17	CCD1#	I	
18	CVS1	I	
19	CCLK0	0	
20	GND	G	
21	CAD0	I/O	
22	CAD1	I/O	
23	CAD2	I/O	
24	CAD3	I/O	
25	CAD4	I/O	
26	CAD5	I/O	
27	CAD6	I/O	
28	CAD7	I/O	
29	CC/BE0#	0	
30	CAD8	I/O	
31	CAD9	I/O	
32	CAD10	I/O	
33	GND	G	
34	CCLK1	0	
35	C_VCC	Р	
36	CAD11	I/O	

Cross-Reference List				
Pin No.	Pin Name	Pin Type		
37	CAD12	I/O		
38	CAD13	I/O		
39	CAD14	I/O		
40	CAD15	I/O		
41	CC/BE1#	0		
42	CAD16	I/O		
43	CPAR	I/O		
44	GND	G		
45	CSERR#	I		
46	CPERR#	I		
47	CBLOCK#	0		
48	CSTOP#	I		
49	CDEVSEL#	I		
50	CTRDY#	I		
51	CIRDY#	0		
52	GND	G		
53	CCLK2	0		
54	C_VCC	Р		
55	CFRAME#	0		
56	CC/BE2#	0		
57	CAD17	I/O		
58	CAD18	I/O		
59	CAD19	I/O		
60	CAD20	I/O		
61	CAD21	I/O		
62	CAD22	I/O		
63	CAD23	I/O		
64	GND	G		
65	CC/BE3#	0		
66	CAD24	I/O		
67	CAD25	I/O		
68	CAD26	I/O		
69	CAD27	I/O		
70	CAD28	I/O		
71	CAD29	I/O		
72	CAD30	I/O		

Pin No.	Pin Name	Pin Type
74	CCLK3	0
75	GND	G
76	CAD31	I/O
77	CRST#	0
78	CREQ0#	I
79	CGNT0#	0
80	CREQ1#	I
81	CGNT1#	0
82	CREQ2#	I
83	CGNT2#	0
84	CREQ3#	I
85	CGNT3#	0
86	PCIRQ0#	I
87	PCIRQ1#	I
88	GND	G
89	PCIRQ2#	I
90	PCIRQ3#	I
91	SIN#	I
92	SOUT#	0
	IRQSER	I/O
93	CVS2	I
94	CCD2#	I
95	PCIRST#	I
96	VCC	Р
97	GNT#	I
98	REQ#	0
99	AD31	I/O
100	AD30	I/O
101	GND	G
102	AD29	I/O
103	AD28	I/O
104	AD27	I/O
105	AD26	I/O
106	AD25	I/O
107	AD24	I/O
108	C/BE3#	I
109	VCC	Р

Pin No.	Pin Name	Pin Type
110	IDSEL	I
111	AD23	I/O
112	AD22	I/O
113	AD21	I/O
114	AD20	I/O
115	AD19	I/O
116	GND	G
117	AD18	I/O
118	AD17	I/O
119	AD16	I/O
120	C/BE2#	- 1
121	FRAME#	- 1
122	IRDY#	1
123	TRDY#	0
124	GND	G
125	PCICLK	1
126	VCC	Р
127	DEVSEL#	0
128	STOP#	0
129	LOCK#	1
130	PERR#	0
131	SERR#	O/OD
132	PAR	I/O
133	C/BE1#	I
134	AD15	I/O
135	AD14	I/O
136	GND	G
137	AD13	I/O
138	AD12	I/O
139	AD11	I/O
140	AD10	I/O
141	AD9	I/O
142	AD8	I/O
143	C/BE0#	I
144	VCC	Р



Page 4

Table 3-3 Alphabetical Pin Cross-Reference List

Pin No.	Pin Name	Pin Type
9	AD0	I/O
8	AD1	I/O
6	AD2	I/O
5	AD3	I/O
4	AD4	I/O
3	AD5	I/O
2	AD6	I/O
1	AD7	I/O
142	AD8	I/O
141	AD9	I/O
140	AD10	I/O
139	AD11	I/O
138	AD12	I/O
137	AD13	I/O
135	AD14	I/O
134	AD15	I/O
119	AD16	I/O
118	AD17	I/O
117	AD18	I/O
115	AD19	I/O
114	AD20	I/O
113	AD21	I/O
112	AD22	I/O
111	AD23	I/O
107	AD24	I/O
106	AD25	I/O
105	AD26	I/O
104	AD27	I/O
103	AD28	I/O
102	AD29	I/O
100	AD30	I/O
99	AD31	I/O
21	CAD0	I/O
22	CAD1	I/O
23	CAD2	I/O
24	CAD3	I/O
25	CAD4	I/O

Pin Cross-Reference List				
Pin Name	Pin Type			
CAD5	I/O			
CAD6	I/O			
CAD7	I/O			
CAD8	I/O			
CAD9	I/O			
CAD10	I/O			
CAD11	I/O			
CAD12	I/O			
CAD13	I/O			
CAD14	I/O			
CAD15	I/O			
CAD16	I/O			
CAD17	I/O			
CAD18	I/O			
CAD19	I/O			
CAD20	I/O			
CAD21	I/O			
CAD22	I/O			
CAD23	I/O			
CAD24	I/O			
CAD25	I/O			
CAD26	I/O			
CAD27	I/O			
CAD28	I/O			
CAD29	I/O			
CAD30	I/O			
CAD31	I/O			
C/BE0#	1			
C/BE1#	I			
C/BE2#	I			
C/BE3#	I			
CBLOCK#	0			
CC/BE0#	0			
CC/BE1#	0			
CC/BE2#	0			
CC/BE3#	0			
	Pin Name  CAD5  CAD6  CAD7  CAD8  CAD9  CAD10  CAD11  CAD12  CAD13  CAD14  CAD15  CAD16  CAD17  CAD18  CAD17  CAD20  CAD21  CAD21  CAD22  CAD23  CAD24  CAD25  CAD25  CAD26  CAD27  CAD28  CAD27  CAD28  CAD29  CAD30  CAD31  C/BE0#  C/BE1#  C/BE2#  CC/BE1#  CC/BE1#  CC/BE1#  CC/BE2#			

17 CCD1#

I

Pin No.	Pin Name	Pin Type
94	CCD2#	I
19	CCLK0	0
34	CCLK1	0
53	CCLK2	0
74	CCLK3	0
49	CDEVSEL#	1
55	CFRAME#	0
79	CGNT0#	0
81	CGNT1#	0
83	CGNT2#	0
85	CGNT3#	0
10	CLKRUN#	I/O
51	CIRDY#	0
43	CPAR	I/O
46	CPERR#	I
78	CREQ0#	1
80	CREQ1#	1
82	CREQ2#	1
84	CREQ3#	1
77	CRST#	0
45	CSERR#	1
48	CSTOP#	I
50	CTRDY#	Ι
35	C_VCC	Р
54	C_VCC	Р
73	C_VCC	Р
18	CVS1	I
93	CVS2	I
127	DEVSEL#	0
15	ENVCC3	0
16	ENVCC5	0
121	FRAME#	I
7	GND	G
20	GND	G
33	GND	G
44	GND	G
52	GND	G

Pin No.	Pin Name	Pin Type
64	GND	G
75	GND	G
88	GND	G
101	GND	G
116	GND	G
124	GND	G
136	GND	G
97	GNT#	
110	IDSEL	I
122	IRDY#	I
11	IRQLATCH	I/O
129	LOCK#	I
12	NC	
132	PAR	I/O
125	PCICLK	
86	PCIRQ0#	
87	PCIRQ1#	I
89	PCIRQ2#	
90	PCIRQ3#	
95	PCIRST#	I
130	PERR#	0
98	REQ#	0
131	SERR#	O/OD
91	SIN#	I
92	SOUT#+ IRQSER	I/O
128	STOP#	0
123	TRDY#	0
14	VCC	Р
96	VCC	Р
109	VCC	Р
126	VCC	Р
144	VCC	Р
13	VENID+ EXTCLK	I/O



912-2000-016 Revision: 2.0

### 3.2 Signal Descriptions

#### 3.2.1 Host Interface PCI Signals

Signal Name	Pin No.	Signal Type	Signal Description
AD[31:0]	99, 100, 102:107, 111:115, 117:119, 134, 135, 137:142, 1:6, 8, 9	I/O	Address and Data Lines 31 through 0: This bus carries the address during the address phase and the data during the data phase of a PCI cycle. During the address phase these pins are inputs only and during the data phase they are I/Os.
C/BE[3:0]#	108, 120, 133, 143	I	<b>Bus Command and Byte Enables 3 through 0:</b> These inputs provide the command type information during the address phase and carry the byte enable information during the data phase.
PAR	132	I/O	Parity: This bit carries parity information for both the address and data phases of PCI cycles. During the address or data write phase of a PCI cycle this pin is an input only. During the data read phase it acts as an output only.
PCICLK	125	I	PCI Clock: Provides timing for all transactions on the host PCI bus; normally 33MHz. This same clock can be used for timing the slot interfaces, or can be divided. The slot interfaces can also run from the alternative EXTCLK input.
VENID#	13	0	<b>Drive Vendor ID:</b> This pin can be used to enable an external tristate buffer to drive vendor ID bits onto the PCI bus. This feature allows system card designers to drive a unique PCI card ID for identification by software.
EXTCLK		I	External Clock: Provides alternative clock source for transactions on the slot interface PCI bus. The frequency can be any value but is usually 20MHz or 25MHz. It should be tied low if not used. This pin is automatically sensed just after reset time to determine whether an external clock frequency is being applied. If not, the function defaults to VENID#.
CLKRUN#	10	I/O	Clock Run: Pulled low by any device needing to use the PCI bus. If no devices pull this pin low, the host PCI bus controller is allowed to stop the PCICLK signal. The interrupt logic of the 82C814 uses this signal to request a restart of PCICLK in order to send an interrupt request.
IRQLATCH	11	I/O	Interrupt Latch: For use on chipsets without IRQ driveback capability, the 82C814 logic can drive this line low to drive ISA IRQ lines using an external latch. This pin is also a strap option, refer to Section 5.3
FRAME#	121	I	<b>Cycle Frame:</b> Driven by PCI bus masters to indicate the beginning and duration of an access.
IRDY#	122	I	Initiator Ready: Asserted by the PCI bus master to indicate that it is ready to complete the current data phase of the transaction.
TRDY#	123	0	<b>Target Ready:</b> Asserted by the PCI bus target (when the 82C814 is a slave) to indicate that it is ready to complete the current data phase of the transaction. PCI-type devices on the slot interfaces return CTRDY# to the 82C814, which in turn drives TRDY# to the host. The 82C814 logic drives TRDY# directly for 82C814 configuration register accesses.
STOP#	128	0	<b>Stop:</b> Used by the target to request that the master stop the current transaction and retry it later. The 82C814 logic uses this mechanism to back-off from a claimed cycle and generate an SMI through the IRQ driveback cycle, for example.



Page 6 912-2000-016

#### 3.2.1 Host Interface PCI Signals (cont.)

Signal Name	Pin No.	Signal Type	Signal Description	
LOCK#	129	I	<b>Lock</b> : Indicates an atomic operation that may require multiple transactions to complete. The signal can be asserted to the 82C814 by any host bus PCI master, and is driven by the 82C814 logic in response to the current slot interface bus master driving its CBLOCK# signal.	
DEVSEL#	127	0	<b>Device Select:</b> Driven by the 82C814 logic when it decodes its address as the target of the current access via either positive or subtractive decoding.	
PERR#	130	0	<b>Parity Error:</b> All devices use this signal to report data parity errors during any PCI transaction except a Special Cycle.	
SERR#	131	O/OD	System Error: The 82C814 logic uses this line to report address parity errors, data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic. This pin has an open drain output.	
REQ#	98	0	<b>Bus Request:</b> The 82C814 logic uses this signal to gain control of the PCI bus. The logic also uses this pin to generate an interrupt driveback request.	
GNT#	97	I	Bus Grant: The system grants the bus to the 82C814 chip using this signal.	
IDSEL	110	I	<b>ID Select:</b> This signal is the "chip select" for the controller. This input simply connects to one of the upper address lines to select the controller for configuration cycles.	
PCIRST#	95	I	Reset: Main chip reset input.	

#### 3.2.2 Docking Control and Sense Signals

Signal Name	Pin No.	Signal Type	Signal Description	
CCD1#	17	I	Connection Detect 1 and 2, Voltage Sense 1 and 2: CCD1-2# and CVS1-2	
CCD2#	94	I	are used to determine proper dock attachment and to sense its voltage.	
CVS1	18	I		
CVS2	93	I		
ENVCC5	16	0	5.0V VCC Enable: Used to turn on power to 5.0V dock.	
ENVCC3	15	0	3.3V VCC Enable: Used to turn on power to 3.3V dock.	

#### 3.2.3 PCI Docking Interface Pins

Signal Name	Pin No.	Signal Type	Signal Description
CAD[31:0]	76, 72:66, 63:57, 42, 40:36, 32:30, 28:21	I/O	Multiplexed Address and Data Lines 31 through 0: These pins are the multiplexed PCI address and data lines. During the address phase, these pins are outputs for PCI slave cycles and inputs for PCI master cycles. During the data phase, these pins are outputs during PCI write cycles and inputs during PCI reads.
CRST#	77	0	Reset: Used to reset the docking station PCI bus. This signal defaults to "asserted" until specifically programmed to go high.



#### 3.2.3 PCI Docking Interface Pins (cont.)

Signal Name	Pin No.	Signal Type	Signal Description
CC/BE[3:0]#	65, 56, 41, 29	0	<b>Bus Command and Byte Enables 3 through 0:</b> These pins are the multiplexed PCI command and byte enable lines. Normally outputs, these pins are inputs during master cycles.
CPAR	43	I/O	<b>Parity:</b> This signal is an input either during PCI slave cycles for address and write data phases or during PCI master cycle for read data phase; otherwise it is an output.
CCLK[3:0]	74, 53, 34, 19	0	Clock 3 through 0: These pins generate individual clocks to each PCI device on the dock.
CFRAME#	55	0	<b>Cycle Frame:</b> The 82C814 drives this signal to indicate the beginning and duration of an access.
CIRDY#	51	0	<b>Initiator Ready:</b> The 82C814 drives this signal to indicate its ability to complete the current data phase of the transaction.
CTRDY#	50	I	<b>Target Ready:</b> The 82C814 monitors this input from the slot interface slave device to determine when it can complete the cycle. PCI devices on the slots return CTRDY# to the 82C814 which in turn drives host TRDY#.
CSTOP#	48	I	<b>Stop:</b> This signal is used by the target to request the master to stop the current transaction. The 82C814 will back-off the current cycle and retry it later.
CBLOCK#	47	0	<b>Bus Lock:</b> The 82C814 uses this signal to indicate an atomic operation that may require multiple transactions to complete.
CDEVSEL#	49	I	<b>Device Select:</b> This signal is normally an input from the slot interface device claiming the cycle. The 82C814 claims the cycle ahead of time on the host side.
CPERR#	46	I	Parity Error: All slot interface devices use this signal to report data parity errors, during any PCI transaction except a Special Cycle.
CSERR#	45	I	<b>System Error:</b> All slot interface devices use this signal to report address parity errors, data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic.
CREQ[3:0]#	84, 82, 80, 78	I	Bus Master Request Lines 3 through 0: Request/grant signal pairs are provided to accommodate up to four PCI bus masters on the docking station.
CGNT[3:0]#	85, 83, 81, 79	0	Bus Grant Lines 3 through 0: Request/grant signal pairs are provided to accommodate up to four PCI bus masters on the docking station.

#### 3.2.4 Interrupt Interface Pins

Signal Name	Pin No.	Signal Type	Signal Description	
PCIRQ0#	86	I	PCI Interrupt 0: From docking station	
PCIRQ1#	87	I	PCI Interrupt 1: From docking station	
PCIRQ2#	89	I	PCI Interrupt 2: From docking station	
PCIRQ3#	90	I	PCI Interrupt 3: From docking station	



Page 8 912-2000-016

#### 3.2.4 Interrupt Interface Pins (cont.)

Signal Name	Pin No.	Signal Type	Signal Description
SOUT#	92	0	Serial Out: Intel Serial IRQs output for docking station devices using serial IRQs
IRQSER		I/O	IRQ Serial: Compaq Serial IRQs for docking station devices using serial IRQs
SIN#	91	I	Serial In: Intel Serial IRQs input for docking station devices using serial IRQs

#### 3.2.5 Power, Ground and No Connect Pins

Signal Name	Pin No.	Signal Type	Signal Description
GND	7, 20, 33, 44, 52, 64,75, 88, 101, 116, 124, 136	G	Ground Connection
VCC	14, 96, 109, 126, 144	Р	Power Connection: For Host Interface
C_VCC	35, 54, 73	Р	Power Connection: For Docking Interface
NC	12		No Connection: This pin should not be connected.

#### 3.3 Strap-Selected Interface Options

The 82C814 CardBus Controller can be strapped to operate in one of several different modes depending on its implementation in the system.

Strap options are registered at chip reset time. The selection straps are normally 10k ohm resistors engaged full-time. Dur-

ing actual use the resistors consume power only while programming voltage is selected to the cards, at which time the additional current draw would be 5.0V/10k ohm = 0.5mA.

The strapping possibilities are listed in Table 3-4.

#### Table 3-4 Strap Options for 82C814 Configurations

Strap Selection	Feature	No Strap	Pulled down by 10k ohm Resistor at Reset
IRQLATCH	Core Voltage Select	3.3V Core and PCI host interface	5.0V Core and PCI host interface



#### 3.4 **Internal Resistors**

The 82C814 slot interfaces are provided with pull-up and pulldown resistors internal to the chip. The resistors are active at the times indicated in Table 3-5.


Table 3-5 refers to the chip state with no card inserted, a powered-down card inserted, or a docking station attached.

Figure 3-2 shows the functional timing relationships of software power-up and reset commands to the signals output by the power cycle state machine.

Table 3-5 **Internal Keeper Resistor Scheme** 

Signal Group		82C814 Action with No Attachment	82C814 Action after Detecting Docking Station	
Dock Detect:	CCD1-2#	Pull up to core VCC to detect dock insertion/removal	Pull up to core VCC	
Address/Data:	CAD[31:0] CC/BE[3:0]# CPAR	Pull down	Pull down until interface is powered up	
Reset:	CRST#	Driven low	Driven according to PCICFG 3Eh[6]	
Frame:	CFRAME#	Pull down	None	
PCI Control/Status:	CIRDY# CTRDY# CDEVSEL# CSTOP# CPERR# CBLOCK#	Pull down	None	
Clock:	CCLK[3:0]	Pull down	Disable pull-down (clock input is always driven)	
Request:	CREQ[3:0]#	Pull up to card VCC	None	
Open Drain:	CSERR#	Pull up to card VCC	None	

Figure 3-2 **Power-Up Timing** 





Page 10 912-2000-016 Revision: 2.0

#### 4.0 Functional Description

# 4.1 OPTi Docking Station Controller Chipset

The OPTi Docking Station solution is comprised of two devices. The minimum configuration requires one chip, the 82C814 part.

- The 144-pin 82C814 Docking Controller handles the signal transfer for a complete PCI bus, including interrupts and clock generation.
- The 82C825 PCI/ISA Bridge converts PCI signals back into ISA signals. No 82C825 device is required in the system, but one can be added as an option to support ISA peripherals in an attached docking station that connects through the PCI bus interface. The 82C825 is discussed in a separate document.

The multiple interface arrangement offers the maximum in system design flexibility.

#### 4.2 Chipset Compatibility

Because the OPTi Docking Station Controller Chipset is based on a PCI host interface, it can be used with any PCI-

compliant system. DMA may require special software support on non-OPTi systems. Interrupts may require external TTL support.


#### 4.3 Interface Overview

The OPTi 82C814 Docking Station Controller Chipset uses two independent external interfaces. The terms *host interface* and *docking interface* are used throughout this document to describe these interfaces.

- The host interface provides industry standard PCI signals to the host system. The interface also can be programmed to operate in a special (non PCI-standard) mode to allow driveback of interrupt requests from the docking interfaces.
- The **docking interface** duplicates the primary PCI signal set. It is completely isolated from the primary PCI bus.

The interface signal groups used to integrate the OPTi Docking Station Controller Chipset into the standard system are described in the following sections. Figure 4-1 illustrates the interaction of the components of the OPTi Docking Station Controller Chipset.

Figure 4-1 82C814 Organization





912-2000-016 Revision: 2.0

# Preliminary 82C814

The logic implements several functional blocks that interact as indicated. The functional blocks shown in the diagram are briefly described below.

- The 82C814 takes its control, address, and data information from its primary PCI bus, which is usually controlled by the host PCI interface but can also be controlled by a master on the docking interface.
- The 82C814 logic implements a PCI-to-PCI (Card Bus) bridge controlled by PCI Configuration Registers. These configuration registers are accessed from the primary PCI bus. Any bus master, including a master on the docking interface, can program these registers. The PCI Configuration Registers consist of standard CardBus registers at indexes 00h-47h and OPTi 82C814 architecture-specific registers at indexes 48h-FFh. Settings in these registers control host interface operations, select architecture-specific settings such as interrupt routing to the host, and provide PCI status to the host on request. The register set is accessed as PCI Function 0 of the 82C814 device.
- The PCI-to-PCI bridge serves to connect the primary PCI bus to an independent secondary PCI bus. It is this secondary bus that interfaces externally to a docking station. If no dock is attached, software can still access the configuration registers for the bridge.
- The bus arbiter logic takes master requests for bus ownership for the purposes of: 1) Driving back IRQs; 2) Giving PCI master control to one of the secondary PCI buses.
   Driving back IRQ status always has highest priority.

- Devices connected to the docking interface can transmit interrupts to the host system through the IRQ driveback logic. Docking station PCI devices can generate INTA#, INTB#, INTC#, and INTD# which the 82C814 logic converts to an interrupt. If the host system chipset does not provide the proper logic for recognition of this driveback cycle, IRQ information can be latched externally to generate discrete signals.
- Clock generation logic is provided to use either the primary PCICLK input for synchronous operation, or an external clock input for asynchronous operation. Four separate output clocks are provided, and can be skew-compensated to adjust for varying board trace lengths.

The logic subsystems of the 82C814 Docking Station Controller are described in detail in the following sections.

#### 4.4 Device Type Detection Logic

The 82C814 logic includes attachment detection logic and a power control state machine to determine what type of dock has been attached to the docking interface.

The power control state machine follows the algorithm provided by the CardBus specification, with a slight modification for docking station detection. Table 4-1 lists the device determination rules. Although the state machine follows the rules for CardBus device detection, only docking stations are considered valid attachments.

Table 4-1 Device Detection (CardBus Rules)

CCD2#	CCD1#	CVS2	CVS1	Key	Card Type
GND	Short to CVS1	Open	Short to CCD1#	LV	3.3V CardBus
Short to CVS2	GND	Short to CCD2#	GND	LV	3.3/x.xV CardBus
Short to CVS1	GND	GND	Short to CCD2#	LV	3.3/x.x/y.yV CardBus
Short to CVS2	GND	Short to CCD2#	Open	LV	x.xV CardBus
GND	Short to CVS2	Short to CCD1#	Open	LV	x.x/y.yV CardBus
Short to CVS1	GND	Open	Short to CCD2#	LV	y.yV CardBus
GND	Short to CVS1	GND	Short to CCD1#		3.3V Docking Station
GND	Short to CVS2	Short to CCD1#	GND		5.0V Docking Station
GND	GND	Open	Open	5.0V	5.0V PCMCIA
GND	GND	Open	GND	LV	3.3V PCMCIA
GND	GND	Open	GND	5.0V	3.3/5.0V PCMCIA
GND	GND	GND	Open	LV	x.xV PCMCIA
GND	GND	GND	GND	LV	x.x/3.3V PCMCIA
GND	GND	GND	GND	5.0V	x.x/3.3/5.0V PCMCIA



Page 12 912-2000-016

#### 4.5 Primary PCI Bus

The host interfaces to the 82C814 chip through the primary PCI bus. This bus operates according to PCI standards, including the later addition of the CLKRUN# signal. CLK-RUN# is normally controlled by the host, but at certain times can be driven low by the 82C814 chip when the chip is requesting that PCICLK be restarted or sped up. Refer to the PCI Mobile Design Guide for the requirements of CLKRUN#.

CLKRUN# is controlled by PCICFG 50h[2]. However, even if CLKRUN# is enabled, attaching a docking station will cause CLKRUN# to always request a running primary clock because docking station PCI device CLKRUN# support is not available.

#### 4.6 PCI-to-CardBus Bridge

The PCI-to-CardBus bridge circuit of the 82C814 chip recognizes the cycle being performed by the current system bus master and responds as required.

#### 4.6.1 Configuration Cycle

If the access is a configuration cycle, the PCI bridge simply accesses the local PCI Configuration Register set directly. The PCI cycle controller claims all configuration accesses to PCI Function 0 of the 82C814 chip.

## 4.6.1.1 Translation Between Type 0 and Type 1 Configuration Cycles

The 82C814 logic converts Type 1 configuration cycles on the host PCI bus to Type 1, Type 0, or a Special Cycle as is typically required of a PCI-to-PCI bridge. However, in a PCI-to-PCI bridge, Type 1 configuration cycles on the secondary PCI bus can be converted only to Type 1 or Special Cycles on the primary bus, never to Type 0.

The 82C814 logic is different from the standard PCI-to-PCI bridge in this regard. The 82C814 allows the secondary to act as a primary. PCICFG 52h[0] is used to enable this feature.

With this feature selected, master devices on the docking station interface can program the PCI configuration registers of the 82C814 (and any other PCI device on the host PCI bus). To do so, the secondary bus master must generate a Type 1 configuration cycle. The 82C814 logic will pass this to the primary as a Type 0 configuration cycle. Since the 82C814 PCI configuration registers sit on the primary, they are also accessible this way. Thus, on the primary the 82C814 acts as both initiator by generating the configuration cycle, and as target by claiming the cycle it just generated.

Note that secondary bus masters can access PCI configuration registers on any primary bus device, not just the 82C814.

Table 4-2	CLKRUN# Control Bits

7	6	5	4	3	2	1	0				
PCICFG 50h	CFG 50h PCI Host Feature Control Register										
					CLKRUN# on host interface):						
					0 = Enabled per PCI						
					1 = Disabled, CLKRUN# tristated						

Table 4-3 Translation Feature Configuration Bit

7	6	5	4	3	2	1	0			
PCICFG 52h	h Docking Feature Control Register 2									
							Type 1 to Type 0 conversion blocked from secondary to primary:			
							0 = No 1 = Yes (Default)			

OPTi.

912-2000-016 Revision: 2.0

#### 4.6.2 Cycle from Host to Docking Interface

For a cycle from the host to a docking interface with a docking station attached, the PCI bridge resynchronizes the cycle and passes it to the external PCI device. Docking PCI devices can run either synchronously at 33MHz, or asynchronously at 16MHz, 20MHz, or 25MHz. The bridge claims the cycle if it falls into one of the ranges programmed in the Window Registers of the PCI Configuration Register set.

#### 4.6.3 Master Cycle from Docking Interface

For a master cycle from the docking interface, the 82C814 logic presents the cycle on the host PCI bus as master.

If the cycle is directed to a device on the other docking interface, the 82C814 logic claims the cycle immediately, as a slave, since the address ranges are already programmed into the Base Address Registers for that docking station.

If the cycle is not claimed by the other docking station and no host device claims it, the 82C814 generates a master abort.

#### 4.6.4 Inability to Complete a Posted Write

The 82C814 logic provides write posting in both the downstream and upstream PCI directions. There is a special situation that arises when the target of posted write data is unable to complete the transaction. Normally, a target retry or a disconnect will result in the 82C814 logic retrying the access until it has completed the transfer of posted data.

However, after the programmed number of retries has been attempted, the logic must report the error condition back to the host. The 82C814 provides only one mechanism to return the error: the SERR# pin. The host must then decide how to handle the SERR# generation, either by generation of an NMI or some other means.

The 82C814 PCI configuration register set provides a register to program the number of retries before the logic gives up and generates SERR#, as shown in Table 4-4.

#### 4.6.5 Cycle Termination by Target

The PCI-to-CardBus bridge logic responds to cycle termination by target devices in various ways for each transaction type being terminated.

#### 4.6.5.1 Posted Write Termination

Retry or Disconnect - The 82C814 logic retries the write cycle at least 256 times, and may continue trying indefinitely, according to the setting of PCICFG 5Eh[2:0]. When the logic reaches the retry limit, it generates SERR# on the master interface. No target abort will be signalled in the PCI Status Register, but software can read 82C814-Specific Register 5Fh to determine whether the retry limit was exceeded.

Target Abort or No Response - The logic generates SERR#+CSERR# on the master interface. Software reads the PCI Status Register to determine that a target abort occurred.

#### 4.6.5.2 Non-Posted Write Termination

Retry, Disconnect, or Target Abort - The logic simply conveys the target response to the initiator.

No Response - If PCICFG 3Eh[5] = 0, the 82C814 logic terminates the cycle to the initiator normally. If bit 3Eh[5] = 1, the logic generates target abort to the initiator.

## 4.6.5.3 Read (Prefetched or Non-Prefetched) Termination

Retry, Disconnect, or Target Abort - The logic simply conveys the target response to the initiator.

No Response - If PCICFG 3Eh[5] = 0, the 82C814 logic terminates the cycle to the initiator normally and returns FFFFFFFh as the data read. If bit 3Eh[5] = 1, the logic generates target abort to the initiator.

Table 4-4 Write Posting Associated Registers

7	6	5	4	3	2	1	0	
PCICFG 5Eh					Default = 07h			
					Retry Limit: These bits relate to the number of times that the 82C814, as a slave, will retry accesses on the primary. If this limit is exceeded, the 82C814 generates SERR# to the host.			
					$000=2^{8}$ $001=2^{10}$ $010=2^{12}$ $011=2^{14}$	100=2 <sup>16</sup> 101=2 <sup>20</sup> 110=2 <sup>24</sup> 111= Infinit	e retries (Default)	

Page 14 912-2000-016

#### Table 4-4 Write Posting Associated Registers (cont.)

7	6	5	4	3	2	1	0			
PCICFG 5Fh	G 5Fh 82C814 Retry Count Readback Register (RO)									
- This registe	er returns the num	ber of retry attemp	pts made.							
	- More than 256 retries are indicated by FFh.									
	iagnostic purposes	•								
- Separate c	counts are maintai	ned for primary an	d secondary. Bit 5	Eh[3] selects the	count being read l	oack.				
PCICFG 3Eh			Bridge Control	Register - Byte 0			Default = 40h			
		Response to								
		master abort								
		on slot								
		interface:								
		0 = Ignore								
		1 = Signal with								
		target abort								
		or SERR#								

#### 4.7 PCI Docking Station Operation

OPTi docking is based on the CardBus concept: the docking station can be treated like a CardBus card being plugged into or removed from the system at any time. The docking interface is fully isolated and allows the host system to recover in case of problems on the dock.

Secondary bus PCI docking solutions are not yet supported by Windows '95. Consequently, current system designs must include software written specifically for the 82C814 chip. The rest of this section describes the basics of the support software needed.

#### 4.7.1 Introduction

The 82C814 register set follows the Yenta standard; the registers are virtually the same whether in CardBus mode or in Docking mode. However, there are two differences from a programming point of view.

- A CardBus card can be identified as PCICFG 68h[5:4] =
   10. A Docking Station is identified by PCICFG 68h[5:4] =
   11.
- A CardBus card has only one interrupt, mapped to PCIRQ0#. A Docking Station has four interrupt pins, mapped through PCIRQ[3:0]#.

When a docking station is attached to the interface, the power control state machine of the 82C814 recognizes the docking station. A docking station is the only valid attachment to the 82C814 chip.

#### 4.7.2 Procedure

The docking concept follows the Yenta specification. However, a more flexible set of registers is available for docking that allows eight windows instead of the four offered by Yenta. Either the Yenta window registers (PCICFG 1C-3Bh) or the docking registers (PCICFG 80-FFh) can be used. The docking window registers also allow finer control over window sizes than do the Yenta window registers.

#### 4.7.3 Initial Setup

The following programming should be performed at system initialization time, and does not need to be repeated after.

- Enable Host Chipset Bus Preemption. Write SYSCFG 1Eh[3] = 1 on the Viper-N+ and FireStar chipsets.
- Establish Status Change Interrupt. Write PCICFG 4Ch with the IRQ that should be generated when the dock is attached or removed. Any available IRQ can be used. On FireStar, selecting IRQ2 will generate an SMI and IRQ13 will generate an NMI. These selections are not available on Viper-N+. However, normal IRQs can be programmed on the Viper-N+ chipset to generate an SMI or NMI if desired, through the following approach:
  - Use SYSCFG 64h and A4h to select the IRQ to use for SMI generation.
  - 2. Write SYSCFG 57h[6] = 1 to enable INTRGRP to generate PMI#6 when the selected IRQ goes active.
  - 3. Write SYSCFG 59h[5:4] = 11 to enable PMI#6 to generate SMI.



 Establish IRQ Driveback Address. Write PCICFG 54-57h with an I/O address to use for IRQ driveback. The default value is 33333330h, but any unused value is fine. Ideally the address should be greater than FFFFh to prevent conflicts with ISA I/O address space.

Write the same value to the IRQ Driveback registers in the host chipset (Viper-N+ or FireStar). The registers are at the same PCI offset, but different PCI device: PCIDV1 54-57h.

- Select PCI Bus Number of Docking Station. PCICFG 19h selects the PCI bus number on the secondary side of the bridge. A value of 01h is typical.
- Select Total Number of Downstream Buses. PCICFG 1Ah selects the number of the last downstream PCI bus. A value of 01h is typical, but if the docking station also uses an 82C824 chip, this value should be 02h.
- Program the Time-out Value. PCICFG 1Bh should be set to FFh.
- Program the Latency Timer. PCICFG 0Dh should be set to FFh.
- Select the Status Change Events. PCICFG 64h[3:0]
   select the events that will cause a status change interrupt

in the future. Typically writing PCICFG 64h = 06h is adequate. Also write PCICFG 60h = 0Fh to clear any pending events

Table 4-5 summarizes the typical settings for system initialization.

#### 4.7.4 Action Upon Attachment of Dock

At idle, with no device attached, the CD1-2# pins are pulled high internal to the 82C814 chip. CVS1-2 are driven low. All other interface lines are pulled low at this time; the docking interface itself can remain unpowered. The 82C814 monitors the CD1-2 lines to determine a docking event.

When a docking station is attached, the 82C814 sees CD1# and CD2# go low, because the docking station connector has these lines hard-wired as follows:

- CD1# is connected to CVS1 for a 3.3V docking station, or to CVS2 for a 5.0V docking station.
- · CD2# is connected to ground.

The 82C814 card detection sequencer waits for the time set in PCICFG 50h[3], then performs a test on these lines to determine the type of device attached. Once the test is complete, the 82C814 generates an interrupt to the IRQ configured in PCICFG 4Ch.

Table 4-5 Summary of Typical Settings (using IRQ5 for SMI)

Register	Byte 3	Byte 2	Byte 1	Byte 0
82C814 Register				
PCICFG 4Ch				15h (IRQ5)
PCICFG 54h	33h	33h	33h	30h
PCICFG 0Ch			FFh	
PCICFG 18h	FFh	01h	01h	00h
PCICFG 64h				06h
PCICFG 60h				0Fh
Viper N+ Register (assuming I	RQ5)			
PCIDV1 54h	33h	33h	33h	30h
SYSCFG 64h				****1***b(IRQ5)
SYSCFG 57h				01**0000b
SYSCFG 59h				**11****b
SYSCFG 1Eh				****1***b

<sup>\*</sup> These bits should be read first, then written to the same value.



Page 16 912-2000-016

#### 4.8 Status Change Service Routine

Interrupt or SMI service software should perform the following steps:

1. Read PCICFG 68h[7, 5:4] to determine whether a docking station has been recognized.

Test: PCICFG 68h[7] = 0? Yes - Device recognized.

No - Device not recognized. Go to "Retest" section.

Test: PCICFG 68[5:4] = 11? Yes - Docking station recognized.

No - Not a docking station. Exit procedure so that Card-

Bus software can handle event.

 Read PCICFG 68h[2:1]. The card detection sequencer drives CVS1 and CVS2 low after detection, so CD1-2# will stay low.

Test: PCICFG 68h[2:1] = 00? Yes - Docking confirmed.

No - A non zero value indicates that the connection is not valid or that an undock event has taken place.

- Read PCICFG 60h to determine the event that caused the interrupt. Write this same value back to the register to clear these events, and cause the IRQ line that was active to go inactive. Also clear PMI event on host chipset if this was an SMI.
- 4. Test: Was docking confirmed in step 2?

Yes - Go to "Docking Event" section.

No - Force a retest by writing PCICFG 6Dh[6] = 1, and go to step 1. If this is the second time through, then proceed to "Undocking Event" section.

#### 4.8.1 Docking Event

- Read PCICFG 69h to determine the docking station voltage.
- 2. Power up the interface by writing PCICFG 70h[6:4] with the correct VCC value. PCICFG 70h is typically written to 20h for a 5.0V docking station.
- 3. Read PCICFG 68h again to check power cycling.

Test: PCICFG 68h[3] = 1?

Yes - Continue to next step.

No - There is a problem. Check PCICFG 69h[1] to see if the VCC value chosen is allowable. If necessary, force a retest and then start over at step 1.

- 4. Select PCICLK skew through PCICFG 52h[7:4]. This value will have to be determined according to the design of the docking station. Depending on the type of PCICLK routing used on the docking station, the internal clock may need to be skewed 1-15ns.
- Write PCICFG 3Eh[6] = 0 to deassert PCIRST# to the dock

The Docking Station devices can now be configured in the usual manner for PCI devices.

#### 4.8.2 Undocking Event

The following step should be followed if an undock event has been detected.

 Test whether PCICFG 69h[0] = 1. If so, data may have been lost in the undocking event.

On an undock event, no other steps are necessary. The controller automatically powers down the dock, tristates the interface, and asserts the CRST# line.

#### 4.8.3 Notes on Undocking

When undocking, the user can notify the system software (Windows 95) first so that the system software can turn off the 82C814 docking side to make a graceful undock. This is the safest scheme to implement but is not always practical in a real system because of cost.

If hot undocking is required without notifying the system software, shorter CD1-2# pins are required on the docking connector. The CD1-2# pins will change first. The 82C814 will complete the current cycle on the secondary, and will not attempt to start another.

The undocking event generates an interrupt to the system, so that software can check to determine if any posted write data was left in the FIFO. PCICFG 5Fh returns the number of retries attempted in flushing the FIFO, which can be used to determine whether any data was left after the hot undock.

#### 4.8.4 Retest

Whenever the result of a test is ambiguous, software should force the controller to retest the detection pins. Force a retest by writing PCICFG 6Dh[6] = 1, then start the full service routine over again. If after several times through this retest sequence the status cannot be determined, assume an "undocked" state.



#### 4.8.5 PCI Clock Buffering

The 82C814 logic provides register settings PCICFG 52h[7:4] to compensate for trace delays. Some compensation is gen-

erally required. Table 4-6 highlights the register used for compensating trace delays.

Table 4-6 Register used to Delay Internal PCICLK to Compensate for Trace Delays

7	6	5	4	3	2	1	0
PCICFG 52h			Docking Feature	Control Register	· 2		Default = 0Fh
This value select internal secondar for external buffe	s the approximate y PCICLK must b	CICLK Skew: delay, in nanose e skewed in order					
0000 = No de  1101 = 13ns	ay $0001 = 1$ ns $1110 = 14$ n						

#### 4.9 Interrupt Support

The 82C814 supports a total of four interrupt schemes from the secondary PCI bus.

- PCI interrupts INTA#, INTB#, INTC#, and INTD# can be mapped internally to system PCIRQ[3:0]# lines.
- PCI IRQ driveback cycles can generate any ISA interrupt. The 82C825 chip uses this scheme to generate interrupts in a parallel format back to the host controller via the 82C814 chip.
- The Intel Serial IRQ scheme uses two wires, SIN# and SOUT#, along with the PCICLK to transmit interrupts in a serial format.
- The Compaq Serial IRQ scheme uses a single wire, IRQSER, along with the PCICLK to transmit interrupts in a serial format.

No matter how the interrupt arrives from the secondary, it is conveyed to the host chipset on the primary side through the IRQ driveback scheme. The available schemes are described below.

#### 4.9.1 PCI INTx# Implementation

The PCI INTA#, INTB#, INTC#, and INTD# lines can be mapped to any of the primary side PCIRQ[3:0]# lines. PCICFG 48-4Ch provide controls for this mapping.

#### 4.9.2 IRQ Driveback Logic

A detailed overview of the IRQ driveback cycle is provided in Appendix A. The logic used to implement this mechanism is relatively simple. The trigger events for a driveback cycle are any transition on an interrupt line, or an SMI event as enabled by the 82C814 configuration registers. The request goes to the Request Arbiter logic, which always gives the driveback cycle top priority. Once the REQ# pin is available, the Request Arbiter asserts REQ# on behalf of the IRQ Driveback logic and toggles REQ# according to the driveback protocol discussed in Appendix A.

Once the host PCI controller returns GNT#, the driveback logic writes to the IRQ driveback address location specified in the PCI configuration registers as shown in Appendix A.


Page 18 912-2000-016

#### 4.9.2.1 Interrupt Status Return Latency

An IRQ driveback cycle has predictable latency. Since the host is required to service a driveback cycle with the highest priority, interrupt latency depends solely on the time required for the current bus master to give up the bus after the host has removed its GNT# signal. Therefore, masters on the system **must** honor a latency timer time-out after their GNT# signal has been removed. With this requirement, maximum interrupt service latency can be predicted very accurately.

A more important aspect of driveback latency is the ability of the host to inhibit activity that would be affected by IRQ status change delays. Figure 4-2 illustrates the problem. For each stage of IRQ status generation or resynchronization there is a penalty. In the case shown, the nominal latency is less than 400ns. However, even this low latency could result in false interrupt generation, as explained next.

Figure 4-2 Worst Case IRQ Driveback Latency Example



#### 4.9.2.2 End-of-Interrupt (EOI)

The primary concern for driveback delays is End of Interrupt (EOI) recognition at the 8259-compatible interrupt controller on the host system. At the end of interrupt service, software writes to the interrupting device (possibly across the 82C814 bridge) to command it to deassert its interrupt line. The software then generates an EOI command to the local 8259 interrupt controller, enabling it to generate another interrupt. However, there is a delay involved in passing the changed IRQ status from the interrupting device across the PCI bridge and generating the IRQ driveback cycle to the 8259 interrupt controller. Therefore, the 8259 interrupt controller could conceivably receive the EOI command while the incoming interrupt line still appears active. If the channel is programmed for level mode, the result would be a false interrupt.

#### 4.9.2.3 EOI Handling

The host handles this situation as follows if it has direct control of the interrupt controller, which is the case with OPTi PCI hosts. Whenever the host sees its REQ# input active, it inhibits EOIs until it recognizes whether the cycle is a driveback request. The host will be able to recognize a driveback request within three PCI clocks: a driveback request requires REQ# to go low for one clock, high for the next clock, and low again on the third clock. This process introduces a delay of

90ns at 33MHz and 180ns at 16MHz. The host can reenable EOI recognition at this time if the request is not for an IRQ driveback.

However, a device across the PCI bridge, such as the docking station device on a secondary PCI bus, also uses the same driveback mechanism as the 82C814 does on the host side to generate an IRQ. Since the 82C814 logic has to wait three PCI clocks on the secondary bus before it recognizes a driveback cycle, it cannot assert REQ# to the host until it knows whether to generate a driveback request or a simple master request. This three clock penalty could result in an additional delay as high as 180ns if a 16MHz bus is being used.

Therefore, the host device must have a programmable delay that it generates any time an EOI command is written to its 8259 interrupt controller. During this delay, IRQ writeback request activity signalled on the incoming REQ# lines must be serviced immediately, or in any case before the EOI is allowed to pass. The format of this register in OPTi chipsets is similar to that shown in Table 4-7.

The system architecture determines the value that must be written to this register.

Table 4-7 EOI Delay Setting

7	6	5	4	3	2	1	0
PCIDV1 5Eh			IRQ Scheme Ma	nagement Regis	ter		Default = 00h
Holdoff to The value of the the number of reforced on the Potime an attempt I/O Port 020h or OCW2 of the intis set.  Multiple retries of device trying to driveback will suan EOI comman.	etries that will be CI bus every is made to write OAOh, where errupt controller ensure that a generate an IRQ acceed before at takes effect. hinates the pos- OI could be reg- change in IRQ at the central	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

Page 20 912-2000-016

Revision: 2.0

#### 4.9.3 Intel Serial IRQ Implementation

The 82C814 chip supports the Intel standard of Serial IRQs. This two wire approach is very similar to the one-wire Compaq approach, but permits interrupt sharing between two devices on the line without any possible contention between devices.

Only one control bit is required for the Intel serial IRQ scheme: PCICFG 4Fh[0] (as shown in Table 4-8).

#### 4.9.3.1 Operation

The Intel Serial IRQ protocol requires two pins, the SIN# input and the SOUT# output. Once PCICFG 4Fh[0] is set to 1, IRQ15 automatically becomes SIN# and IRQSER becomes SOUT#. In addition to these pins, the CLKRUN# protocol must be enabled to use Intel Serial IRQs.

The sole function of SOUT# is to initiate a serial interrupt protocol sequence by generating a single low pulse; the logic will never introduce other IRQs into the frame at the starting end.

After the SOUT# pulse has been sent out, the Intel Serial IRQ (ISIRQ) logic will keep sampling the SIN# pin. Once the SIN# data pin is sampled low, the ISIRQ logic enters Start state. The logic passes through all the SMI and IRQ states to sample the SIN# data pin for the corresponding SMI and IRQ values. All the sampled SMI and IRQ values are passed to the 8259 at the same time that they are sampled, without any delay. When all the SMI and IRQ states have been seen, the ISIRQ logic enters the Stop state.

Once in Stop state, the ISIRQ logic will decide whether to initiate another serial interrupt sequence or not by monitoring the PMU stop PCI clock request (CLKRUN#). If such a PMU request is pending, then the ISIRQ logic will stay in the Stop state until the PMU request is removed. If there is no PMU stop PCI clock request, the ISIRQ logic will initiate another serial interrupt sequence and mask the PMU stop PCI request until it has finished one complete serial interrupt sequence.

Table 4-8 Intel SIRQ Control Bit

7	6	5	4	3	2	1	0		
PCICFG 4Fh Serial IRQ Control Register 2 De									
							Intel SIRQ (Intel Serial IRQ scheme):		
							0 = Disable 1 = Enable		

#### 4.9.4 Compaq Serial IRQ Implementation

The 82C814 chip supports the Compaq standard of Serial IRQs. This one wire approach is very compact compared to the Intel two-wire approach, but if two devices on the line want to share the same interrupt, there may be brief contention since both devices drive the line low on one clock and

high on the clock that immediately follows. Because of this contention, OPTi cannot guarantee against chip hardware failure if interrupts are shared in this mode.

The Compaq Serial IRQ scheme requires the register bits. shown in Table 4-9.

Table 4-9 Compag SIRQ Control Bits

7	6	5	4	3	2	1	0
PCICFG 4Eh			Serial IRQ Co	ntrol Register 1			Default = 00h
Compaq SIRQ HALT mode request: 0 = Active 1 = Halt	Compaq SIRQ QUIET mode request: 0 = Continuous 1 = Quiet		Compaq SIRQ data frame slots. Change only when the Serial IRQ logic is disabled or in Halt state. 0 = 17 slots 1 = 21 slots	in PCI clocks. Ch only when Serial or in Ha 00 = 4  PC $01 = 6  PC$ $10 = 8  PC$	Compaq SIRQ Start frame width in PCI clocks. Change this setting only when Serial IRQ is disabled or in Halt state.  00 = 4 PCI clocks 01 = 6 PCI clocks 10 = 8 PCI clocks 11 = Reserved		
PCICFG 4Fh			Serial IRQ Co	ntrol Register 2			Default = 00h
Compaq SIRQ in HALT state (RO)? 0 = No 1 = Yes	Compaq SIRQ in QUIET state (RO)? 0 = No 1 = Yes						

**QUIET** - PCICFG 4Eh[6] requests the next Serial IRQ cycle to be Continuous or Quiet mode. In mobile applications, use Continuous mode only. This is to guarantee that the host gains control of the Serial IRQ for suspend and APM stop clock. In application where the PCI clock never stops, use either mode. PCICFG 4Fh[6] can be read to determine the current state of the logic.

**HALT** - PCICFG 4Eh[7] requests a temporary halt of the Serial IRQ controller as soon as the current cycle has returned to Idle state. Once in Halt state, the Serial IRQ configuration can be changed. After the logic has been put in Halt state, upon clearing this bit the logic will return to Continuous mode. PCICFG 4Fh[7] can be read to determine the current state of the logic.

#### 4.9.4.1 Operation

The Compaq Serial IRQ protocol requires one additional PCI sustained Tri-State pin, the IRQSER signal. For detailed Serial IRQ operation, refer to the "Serialized IRQ for PCI Systems" specification.

After setting PCICFG 4Eh[0] = 1 to enable Compaq Serial IRQ (CSIRQ) mode, the CSIRQ controller initiates a Continuous mode Start frame. During the Data frame, the CSIRQ logic samples the IRQSER input for the corresponding SMI, IOCHCK#, and IRQ values, and then passes the sampled values to 8259.

At the end of the Data frame, the CSIRQ controller will sample the QUIET and HALT bits to determine whether the next Compaq Serial IRQ cycle will be Continuous mode, Quiet mode, or a temporary Halt state.

- If the next cycle is sampled to be Continuous mode, IRQSER is asserted for three PCI clocks. Once the logic enters Idle state, it checks whether the PMU stop PCI clock request is pending. If so, the CSIRQ logic will stay in the Idle state until the PMU request is removed.
- If the next cycle is sampled to be Quiet mode, IRQSER is asserted for two PCI clocks. Once the logic enters Idle state, it samples the IRQSER input to begin the Quiet mode cycle. Since the 82C814 has no control of the Start frame, this mode is not recommended for mobile application.
- If the HALT bit is sampled active, then the CSIRQ logic asserts IRQSER for three PCI clocks to tell all the Serial IRQ devices that next cycle will be Continuous mode; the logic then enters Halt state. In Halt state, CSIRQ configuration can be changed. Clearing the HALT bit will immediately cause a Continuous mode Start frame to be generated.

Once enabled, the Compaq Serial IRQ logic operates all the time when docked; no clock stop synchronization is needed.



Page 22 912-2000-016

#### 82C814 Register Set 5.0

The 82C814 Docking Controller chip provides a single group of programming registers, PCI-to-CardBus Bridge 0 Register Group, accessed through a PCI Configuration Cycle to Function 0 of the chip. Consists of CardBus Controller Base Register Group at PCICFG 00h-4Fh, 82C814-specific registers at 50h-5Fh, CardBus Control and Status Register Group at 60h-7Fh, and Docking Station Window Register Group at 80h-FFh. Note that the CardBus Control and Status Register Group can also be accessed in system memory space.

This register group is defined in the following subsections.

#### 5.1 Register State on Device Removal

As a general rule, all PCI configuration registers default to their power-on reset value when the card or docking station is disconnected from the interface (CCD1# and CCD2# both high). However, the 82C814-specific registers at PCICFG 48h-5Fh control global configuration and remain set to their programmed values even after a device is removed.

#### 5.2 **Base Register Group**

The registers below represent the standard group required for PCI peripheral device identification and configuration for a PCI-to-CardBus bridge.

Note: In the tables that follow, all bits are R/W and their default value is zero, unless otherwise specified. R/W = Read/Write, RO = Read-only, and

WO = Write-only

Table 5-1	Base Registe	r Group - PCI	CFG 00h-4Fh					
7	6	5	4	3	2	1	0	
PCICFG 00h		Ven	dor Identification	Register (RO) -	Byte 0		Default = 45h	
PCICFG 01h		Ver	ndor Identification	n Register (RO) I	3yte 1		Default = 10h	
PCICFG 02h			Device ID	(RO) - Byte 0			Default = 14h	
PCICFG 03h		Device ID (RO) - Byte 1						
PCICFG 04h			PCI Command	Register - Byte (	)		Default = 04h	
Address/data stepping: 0 = Disable (always)	PERR# generation: 0 = Disable 1 = Enable	VGA palette snoop: 0 = Disable 1 = Enable	Mem write and Invalidate (RO): 0 = Disable (always)	Special Cycle (RO): 0 = Disable (always)	Bus master by docking interfaces:  1 = Enable (always)	Respond to PCI mem accesses: 0 = No 1 = Yes	Respond to PCI I/O accesses: 0 = No 1 = Yes	
PCICFG 05h	l	l	PCI Command	Register - Byte 1	l	J	Default = 00h	
		Reserved: Wri	te bits as read.			Fast back-to- back (RO): 0 = Disable (always)	SERR# generation: 0 = Disable 1 = Enable	
PCICFG 06h			PCI Status R	egister - Byte 0			Default = 00h	
Fast back-to- back capability (RO): 0 = No (always)				Reserved (RO)				
PCICFG 07h			PCI Status R	egister - Byte 1			Default = 02h	
Parity error: 0 = No	System error: 0 = No	Received master abort: 0 = No	Received target abort: 0 = No	Signalled target abort: 0 = No	DEVSEL# timing (RO):  00 = Fast  01 = Medium (always)		PERR# active as master: 0 = No	
1 = Yes Write 1 to clear	1 = Yes Write 1 to clear	1 = Yes Write 1 to clear	1 = Yes Write 1 to clear	1 = Yes Write 1 to clear	10 = Slo 11 = Re:	1 = Yes Write 1 to clear		



Table 5-1	Base Register	Group - PCICFG	00h-4Fh (cont.)
-----------	---------------	----------------	-----------------

1451001	Dasc Registe	· Oloup I Ol	,	(00111.)	T	T	1
7	6	5	4	3	2	1	0
PCICFG 08h			Revision F	Register (RO)			Default = 00h
PCICFG 09h		Progra	mming Interface	Class Code Regi	ster (RO)		Default = 00h
PCICFG 0Ah	Class Code Register (RO) - Byte 0  Subclass Code bits: = 07h (PCI-to-Cardbus Bridge)						
PCICFG 0Bh	Class Code Register (RO) - Byte 1  Base Class Code bits: = 06h (Bus Bridge)						Default = 06h
PCICFG 0Ch	Cache Line Size Register Defaul  Not implemented						Default = 00h
PCICFG 0Dh	Latency Timer Register Indicates the time-out value for the primary PCI interface.						Default = 00h
PCICFG 0Eh			Header T	ype Register			Default = 02h
Multi-function device (RO):		Layout type	for 10-3Fh bytes	bits [6:0] = 02h (P0	CI-to-CardBus He	ader Layout)	
0 = No (always)							
PCICFG 0Fh				Register lemented			Default = 00h
<ul><li>The 32-bit control reg</li><li>Actual regi</li><li>Bits [11:0]</li></ul>	isters. ster addresses are	ntrol Base Addres dress Register se e calculated by ac	ss Bits: elects the starting adding the MEMOF	ster - Byte 0: Add address in memory ST of the register t egisters occupy 4K	space of the Car	SS.	
PCICFG 11h	•	CardBus Bas	se Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = 00h
PCICFG 12h		CardBus Bas	e Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = 00h
PCICFG 13h		CardBus Bas	e Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = 00h
PCICFG 14h-15	h		Res	served			Default = 00h
PCICFG 16h		PCI	Secondary Bus	Status Register -	Byte 0		Default = 00h
Fast back-to- back capability on docking interface PCI bus (RO): 0 = No (always)				Reserved (RO)			



Page 24 912-2000-016

Default = 00h

Default = 00h

Table 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)

7	6	5	4	3	2	1	0
PCICFG 17h	PCI Secondary Bus Status Register - Byte 1						
Parity error on docking interface PCI bus: 0 = No 1 = Yes Write 1 to clear	Received system error on docking inter- face PCI bus: 0 = No 1 = Yes Write 1 to clear	Received master abort on docking interface PCI bus (RO):  0 = No 1 = Yes	Received target abort on docking inter- face PCI bus (RO): 0 = No 1 = Yes	Signalled target abort on docking interface PCI bus:  0 = No 1 = Yes  Write 1 to clear	face PCI 00 = Fas	lium (always) w	PERR# active as master on docking inter- face PCI bus (RO): 0 = No 1 = Yes

#### PCICFG 18h Primary PCI Bus Number Register

- Indicates the number of the PCI bus to which the host interface of the 82C814 chip is connected.
- Defaults to 0.
- The logic uses this value to determine whether Type 1 configuration transactions on the docking interface should be converted to Special Cycle transactions on the host interface.

#### PCICFG 19h Secondary PCI Bus Number Register Default = 00h

- Indicates the number of the PCI bus to which the docking interface of the 82C814 chip is connected.
- Defaults to 0.
- The logic uses this value to determine whether Type 1 configuration transactions on the host interface should be converted to Type 0 transactions on the docking interface.

#### PCICFG 1Ah Subordinate Bus Number Register Default = 00h

- Indicates the number of the highest-numbered PCI bus on the docking interface side.
- The 82C814 logic uses this value in conjunction with the Secondary Bus Number to determine when to respond to Type 1 configuration transactions on the host interface and pass them onto the docking interface.
- Defaults to 0.

# PCICFG 1Bh Latency Timer Register Default = 00h Indicates the time-out value for the docking interface.

#### PCICFG 1Ch Memory Window 0 Base Address Register - Byte 0: Address Bits [7:0]

Memory Window 0 Base Address Bits:

- The 32-bit Memory Window 0 Base Address Register selects the start address of one of two possible CardBus memory windows to the slot interface.
- Bits [11:0] are read-only and are always 0.
- The memory windows are globally enabled by bit 04h[1] (Command Register).
- Prefetching is enabled by bit 3Fh[0] (Bridge Control Register) and defaults to "enabled."
- The Limit address can be set below the Base address to individually disable a window.

PCICFG 1Dh	Memory Window 0 Base Address Register - Byte 1: Address Bits [15:8]	Default = F0h
PCICFG 1Eh	Memory Window 0 Base Address Register - Byte 2: Address Bits [23:16]	Default = FFh
PCICFG 1Fh	Memory Window 0 Base Address Register - Byte 3: Address Bits [31:24]	Default = FFh

#### PCICFG 20h Memory Window 0 Limit Address Register - Byte 0: Address Bits [7:0 Default = 00h

Memory Window 0 Limit Address Bits:

- The 32-bit Memory Window 0 Limit Address Register selects the end address of Memory Window 0.
- Bits [11:0] are read-only and are always 0.
- The minimum window size is always 4KB.

PCICFG 21h	Memory Window 0 Limit Address Register - Byte 1: Address Bits [15:8]	Default = 00h
PCICFG 22h	Memory Window 0 Limit Address Register - Byte 2: Address Bits [23:16]	Default = 00h



#### Table 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)

PCICFG 24h Memory Window 1 Base Address Register - Byte 0: Address Bits [31:24]  PCICFG 24h Memory Window 1 Base Address Register - Byte 0: Address Bits [7:0]  Memory Window 1 Base Address Bits:  - The 32-bit Memory Window 1 Base Address Register selects the start address of one of two possible CardBus mer slot interface.  - Bits [11:0] are read-only and are always 0.  - The memory windows are globally enabled by bit 04h[1] (Command Register).  - Prefetching is enabled by bit 3Fh[1] (Bridge Control Register) and defaults to "enabled."  - The Limit address can be set below the Base address to individually disable a window.  PCICFG 25h Memory Window 1 Base Address Register - Byte 1: Address Bits [15:8]  PCICFG 26h Memory Window 1 Base Address Register - Byte 2: Address Bits [23:16]  PCICFG 27h Memory Window 1 Base Address Register - Byte 3: Address Bits [31:24]	Default = 00h  Default = 00h  mory windows to the  Default = F0h  Default = FFh  Default = FFh
Memory Window 1 Base Address Bits:  The 32-bit Memory Window 1 Base Address Register selects the start address of one of two possible CardBus mer slot interface.  Bits [11:0] are read-only and are always 0.  The memory windows are globally enabled by bit 04h[1] (Command Register).  Prefetching is enabled by bit 3Fh[1] (Bridge Control Register) and defaults to "enabled."  The Limit address can be set below the Base address to individually disable a window.  PCICFG 25h  Memory Window 1 Base Address Register - Byte 1: Address Bits [15:8]  PCICFG 26h  Memory Window 1 Base Address Register - Byte 2: Address Bits [23:16]	Default = F0h Default = FFh Default = FFh
<ul> <li>The memory windows are globally enabled by bit 04h[1] (Command Register).</li> <li>Prefetching is enabled by bit 3Fh[1] (Bridge Control Register) and defaults to "enabled."</li> <li>The Limit address can be set below the Base address to individually disable a window.</li> <li>PCICFG 25h Memory Window 1 Base Address Register - Byte 1: Address Bits [15:8]</li> <li>PCICFG 26h Memory Window 1 Base Address Register - Byte 2: Address Bits [23:16]</li> </ul>	Default = FFh Default = FFh
PCICFG 26h Memory Window 1 Base Address Register - Byte 2: Address Bits [23:16]	Default = FFh Default = FFh
	Default = FFh
PCICFG 27h Memory Window 1 Base Address Register - Byte 3: Address Bits [31:24]	
	Default = 00b
PCICFG 28h Memory Window 1 Limit Address Register - Byte 0: Address Bits [7:0]  Memory Window 1 Limit Address Bits:  - The 32-bit Memory Window 1 Limit Address Register selects the end address of Memory Window 1.  - Bits [11:0] are read-only and are always 0.  - The minimum window size is always 4KB.	Delauit = 0011
PCICFG 29h Memory Window 1 Limit Address Register - Byte 1: Address Bits [15:8]	Default = 00h
PCICFG 2Ah Memory Window 1 Limit Address Register - Byte 2: Address Bits [23:16]	Default = 00h
PCICFG 2Bh Memory Window 1 Limit Address Register - Byte 3: Address Bits [31:24]	Default = 00h
PCICFG 2Ch I/O Window 0 Base Address Register - Byte 0: Address Bits [7:0]	Default = 00h
I/O Window 0 Base Address Bits:  - The 32-bit I/O Window 0 Base Address Register selects the start address of one of two possible CardBus I/O windows to the slot interface.  - The I/O windows are globally enabled by bit 04h[0] (Command Register).	Decoding: 0 = 16-bit (AD[31:16] = 0) 1 = 32-bit
PCICFG 2Dh I/O Window 0 Base Address Register - Byte 1: Address Bits [15:8]	Default = F0h
PCICFG 2Eh I/O Window 0 Base Address Register - Byte 2: Address Bits [23:16]	Default = FFh
PCICFG 2Fh I/O Window 0 Base Address Register - Byte 3: Address Bits [31:24]	Default = FFh
PCICFG 30h I/O Window 0 Limit Address Register - Byte 0: Address Bits [7:0]	Default = 00h
I/O Window 0 Limit Address Bits:  - The 32-bit I/O Window 0 Limit Address Register selects the end address of I/O Window 0.  - The minimum window size is always 4 bytes.	RO: ys returns 0.
PCICFG 31h I/O Window 0 Limit Address Register - Byte 1: Address Bits [15:8]	Default = 00h
PCICFG 32h I/O Window 0 Limit Address Register - Byte 2: Address Bits [23:16]	Default = 00h
PCICFG 33h I/O Window 0 Limit Address Register - Byte 3: Address Bits [31:24]	Default = 00h



Page 26 912-2000-016

Revision: 2.0

## Table 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)

7	6	5	4	3	2	1	0			
PCICFG 34h		I/O Window 1 E	Base Address Re	gister - Byte 0: A	ddress Bits [7:0]		Default = 00h			
I/O Window 1	I/O Window 1 Base Address Bits: RO: Deco									
- The 32-bit I/O Window 1 Base Address Register selects the start address of one of two possible Always returns 0										
CardBus I/	CardBus I/O windows to the slot interface.  0. (All									
- The I/O wir	ndows are globally	enabled by bit 04	h[0] (Command F	Register).			1 = 32-bit			
PCICFG 35h		I/O Window 1 B	ase Address Reg	jister - Byte 1: Ac	ldress Bits [15:8]		Default = F0h			
PCICFG 36h		I/O Window 1 Ba	se Address Reg	ister - Byte 2: Ad	dress Bits [23:16	]	Default = FFh			
PCICFG 37h	PCICFG 37h									
PCICFG 38h		I/O Window 1 L	imit Address Re	gister - Byte 0: A	ddress Bits [7:0]		Default = 00h			
I/O Window 1	Limit Address Bits	3:				R	O:			
	I/O Window 1 Lim um window size is	•	er selects the end	address of I/O Wir	ndow 1.	Always r	eturns 0.			
PCICFG 39h		I/O Window 1 L	imit Address Reç	jister - Byte 1: Ac	Idress Bits [15:8]		Default = 00h			
PCICFG 3Ah		I/O Window 1 Li	mit Address Reg	ister - Byte 2: Ad	dress Bits [23:16	]	Default = 00h			
PCICFG 3Bh		I/O Window 1 Li	mit Address Reg	ister - Byte 3: Ad	dress Bits [31:24	]	Default = 00h			
PCICFG 3Ch				ter for Status Ch	ange		Default = 00h			
		writable per the P	•							
- The logic d	oes not use the va	alue written to this	register.							

#### PCICFG 3Dh

#### Interrupt Pin Register for Status Change

Default = 01h

RO:

- This register reflects the value written to PCICFG 4Ch.
- It defaults to 01h, selecting PCIRQ0# for the status change (docking station attach/detach) interrupt.
- If PCICFG 4Ch is written to select an ISA interrupt or no interrupt, this register returns 00h.

	Bridge Control Register - Byte 0								
Force CRST# cycling on slot interface: 0 = CRST# high 1 = Assert CRST# (Default)	Response to master abort on slot interface: 0 = Ignore 1 = Signal with target abort or SERR#	Reserved: Write as read.	Pass VGA addresses A0000-BFFFFh, 3B0-3BBh, 3C0-3DFh: 0 = No 1 = Yes	Reserved	Forwarding of SERR# from slot interface to primary PCI bus:  0 = Disable 1 = Enable	Response to parity errors on slot interface:  0 = Ignore 1 = Enable			
		Bridge Control	Register - Byte 1			Default = 03h			
Res	served. Write as re	ead.		Write posting: 0 = Disable 1 = Enable	Memory Window 1 prefetch: 0 = Disable 1 = Enable (Default)	Memory Window 0 prefetch: 0 = Disable 1 = Enable (Default)			
	cycling on slot interface: 0 = CRST# high 1 = Assert CRST# (Default)	cycling on slot on slot interface:  0 = CRST# high 1 = Assert CRST# (Default)  master abort on slot interface:  0 = Ignore 1 = Signal with target abort or SERR#	Force CRST# Response to master abort on slot on slot interface:  0 = CRST# high 1 = Assert CRST# (Default)  Reserved: Write as read.  0 = Ignore  1 = Signal with target abort (Default)  Reserved: Write as read.	Force CRST# cycling on slot on slot interface: 0 = CRST# high 1 = Assert (Default) CRST# (Default) Response to master abort on slot interface: 0 = Reserved: Write as read. Write as read. A0000-BFFFFh, 3B0-3BBh, 3C0-3DFh: 0 = No 1 = Yes	Force CRST# Response to cycling on slot on slot interface:  0 = CRST# high 1 = Assert (Default)  Reserved:  Reserved: Write as read.  Write posting: 0 = Disable	Force CRST# Response to cycling on slot on slot interface: 0 = CRST# high 1 = Assert (Default)  Reserved: Write as read. Write as read. A0000-BFFFFh, 3B0-3BBh, 3C0-3DFh: 0 = No 1 = Yes  Bridge Control Register - Byte 1  Reserved: Write as read. Reserved: Write as read. A0000-BFFFFh, 3B0-3BBh, 3C0-3DFh: 0 = No 1 = Yes			



Table 5-1	Base Register G	roup - PCICFG 00h-4FI	n (cont.)

7	6	5	4	3	2	1	0				
PCICFG 40h Subsystem Ve		-	read only register	-	its [7:0]		Default = 00h				
- If the option	<ul> <li>The chipset normally responds to reads of this read-only register with 00h.</li> <li>If the option is selected, the EXTCLK pin can be used as DRVVENID# to enable external logic to drive this data onto the bus. In this case, the chipset claims the access but does not drive any data.</li> </ul>										
PCICFG 41h		Subsy	stem Vendor Reg	ister - Byte 1: Bi	ts [15:8]		Default = 00h				
- The chipse	Subsystem ID Register - Byte 0: Bits [7:0]:  Subsystem ID  - The chipset normally responds to reads of this read-only register with 00h.  - If the option is selected, the EXTCLK pin can be used as DRVVENID# to enable external logic to drive this data onto the bus. In this										
		access but does n		TVID# to chable c	xternar logic to arr	ve tins data onto t	ne bus. In this				
PCICFG 43h	PCICFG 43h Subsystem ID Register - Byte 1: Bits [15:8] Default = 00h										
PCICFG 44h - 47	PCICFG 44h - 47h Reserved Default = 00h										
PCICFG 48h		Docki	ng INTA# Interru	pt Assignment R	egister		Default = 01h				
Docking INTA# Interrupt Assignment Register   Default							code interrupt) is pset.  CIRQ3# 11 = Rsrvd  Q11 Q12 Q13 Q14				
PCICFG 49h		Docki	ng INTB# Interru				Default = 02h				
	Reserved		INTB# pin are ma selected, this IRC Level Mode: (Fir 00000 = Disabled 00001 = PCIRQ0	apped to this internal must be program eStar only)  1 00010 # 00011 per-N+ or FireSta 10110 10111 11000 11001	nt (PCIRQ1# Defarupt. Note that if a named to Level mode = PCIRQ1# (Defarupt.) = PCIRQ2#  r) = IRQ6 = IRQ7 = IRQ8 = IRQ9 = IRQ10	n IRQ (an edge-m de on the host chi	code interrupt) is pset.  CIRQ3# 11 = Rsrvd  Q11 Q12 Q13 Q14				



Page 28 912-2000-016

Table 5-1 Base Register Grou	up - PCICFG 00h-4Fh (cont.)
------------------------------	-----------------------------

Tubic 0 1	Dasc Registe	. О.О.В О.	-	(001111)	ı	ı		
7	6	5	4	3	2	1	0	
PCICFG 4Ah		Dock	ing INTC# Interrupt Assignment Register Default = 03h					
	Reserved		INTC# pin are m selected, this IR0	apped to this inter Q must be progran	ent (PCIRQ2# Defa rupt. Note that if a nmed to Level mod	n IRQ (an edge-m	ode interrupt) is	
			•	Level Mode: (FireStar only)         00000 = Disabled       00010 = PCIRQ1#       00100 = PCIRQ3#         00001 = PCIRQ0#       00011 = PCIRQ2# (Default)       00101-01111 = Rsrvd				
				per-N+ or FireSta	•	duity 00101-011	11 = 1(3)74	
			10000 = IRQ0		= IRQ6	11011 = IR	Q11	
			10001 = IRQ1		= IRQ7	11100 = IR		
			10010 = IRQ2		= IRQ8	11101 = IR		
			10011 = IRQ3		= IRQ9	11110 = IR		
			10100 = IRQ4 10101 = IRQ5	11010	= IRQ10	11111 = IR	QIS	
PCICFG 4Bh		Dock	ing INTD# Interru	ıpt Assignment R	egister		Default = 04h	
	Reserved			ū	errupt Assignment	•	,	
			INTD# pin are m selected, this IR0	Docking INTD# Interrupt Assignment (PCIRQ3# Default) - Interrupts from the docking INTD# pin are mapped to this interrupt. Note that if an IRQ (an edge-mode interrupt) is selected, this IRQ must be programmed to Level mode on the host chipset.				
			Level Mode: (Fi	• •	501504#			
			00000 = Disable 00001 = PCIRQ	00011	= PCIRQ1# = PCIRQ2#	00100 = PC 00101-0111	CIRQ3# (Default) I1 = Rsrvd	
			Edge Mode: (Viper-N+ or FireStar)					
			10000 = IRQ0		= IRQ6	11011 = IR		
			10001 = IRQ1 10010 = IRQ2		= IRQ7 = IRQ8	11100 = IR 11101 = IR		
			10010 = IRQ2 10011 = IRQ3		= IRQ8 = IRQ9	111101 = IR		
			10100 = IRQ4		= IRQ10	11111 = IR		
			10101 = IRQ5					
DOLOTO 40h		Dools	in a Doto at Intario		):		Defends 04h	
PCICFG 4Ch	T			ıpt Assignment F			Default = 01h	
Host controller type:  0 = FireStar	Rese	erved	if the device atta	ched could not be	ent - If attachment determined, this in hen the docking st	nterrupt will be ger		
(burst two data			Level Mode:					
phases)			00000 = Disable	d 0	0100 = PCIRQ3#	00111	= ACPI2	
1 = Viper-N+			00001 = PCIRQ	0# (Default) 0	0101 = ACPI0	01000	= ACPI3	
(send single data phase on			00010 = PCIRQ2 00011 = PCIRQ2		0110 = ACPI1	01001	-01111 = Rsrvd	
IRQ driveback)			Edge Mode:					
			10000 = IRQ0		0110 = IRQ6		= IRQ11	
			10001 = IRQ1 10010 = IRQ2		0111 = IRQ7 1000 = IRQ8		= IRQ12 = IRQ13	
			10010 = IRQ2 10011 = IRQ3		1000 = IRQ8 1001 = IRQ9		= IRQ13 = IRQ14	
			10100 = IRQ4		1010 = IRQ10		= IRQ15	
			10101 = IRQ5					
PCICFG 4Dh			Res	erved			Default = 00h	
			- 100					



912-2000-016 Revision: 2.0

# *Preliminary* **82C814**

## Table 5-1 Base Register Group - PCICFG 00h-4Fh (cont.)

7	6	5	4	3	2	1	0
PCICFG 4Eh Serial IRQ Control Register 1							
Compaq SIRQ HALT mode request: 0 = Active 1 = Halt	Compaq SIRQ QUIET mode request: 0 = Continuous 1 = Quiet	Reserved	Compaq SIRQ data frame slots. Change only when the Serial IRQ logic is disabled or in Halt state. 0 = 17 slots 1 = 21 slots	Compaq SIRQ Start frame width in PCI clocks. Change this setting only when Serial IRQ is disabled or in Halt state.  00 = 4 PCI clocks 01 = 6 PCI clocks 10 = 8 PCI clocks 11 = Reserved		Compaq SIRQ (Compaq Serial IRQ scheme): 0 = Disable 1 = Enable	
PCICFG 4Fh			Serial IRQ Co	ntrol Register 2			Default = 00h
Compaq SIRQ in HALT state (RO)?	Compaq SIRQ in QUIET state (RO)?		Reserved			Intel SIRQ (Intel Serial IRQ scheme):	
0 = No 1 = Yes	0 = No 1 = Yes						0 = Disable 1 = Enable

Page 30 912-2000-016

Revision: 2.0

## 5.3 82C814-Specific Register Group

The 82C814 defines many special functions that require enabling and monitoring through a dedicated register set. The 82C814-specific registers at PCICFG 50h-5Fh remain set to their programmed values even after a device is removed from the slot. Also, PCICFG 50h is common to both slot interfaces (i.e. changing the bit in one PCI register set changes it in the other).

The following subsections discuss some of the special functions located in the 82C814-Specific Register Group and Table 5-2 gives the register's bit formats.

#### 5.3.1 IRQLATCH

For the purposes of generating IRQs to the host for chipsets without IRQ driveback handling capability, the 82C814 chip provides IRQLATCH. When this feature is enabled, IRQLAT goes active on a driveback cycle to generate IRQ15-0. In this way, an external latch can be used to directly drive the IRQ lines.

#### 5.3.2 CLKRUN#

PCICFG 50h[2] selects whether the CLKRUN# signal to the host will toggle. Normally it will be set for automatic operation. In this mode, the 82C814 logic asserts CLKRUN# only when it wants bus ownership for master cycles, or when it has an interrupt it must send to the host. At all other times, it leaves CLKRUN# tristated and depends on the current PCI bus master to assert CLKRUN# and keep the clock running.

# 5.3.3 Slot Buffer Enable, Slew Rate, and Threshold Control

PCICFG 51h[2:0] are automatically updated by the card insertion state machine according to whether a 5.0V or 3.3V

dock has been detected using CD1-2# and VS1-2. Once the card has been inserted and detected, and the interface automatically set appropriately, software can still override the automatic settings by reading and then writing PCICFG 51h[2:0] as desired.

#### 5.3.4 Dual ISA Buses

Dual ISA buses are possible with the 82C814 chip used in conjunction with the 82C825 PCI-ISA Bridge chip. This feature depends on the ISA Windows feature of the 82C814 chip, which allows cycles destined for the remote docking ISA bus to be claimed with positive decoding from the primary PCI bus and then retried. If the cycle turns out not to be destined for the docking ISA bus, the 82C814 chip ignores the next retry so that the cycle will be claimed using subtractive decode by the host chipset.

The FireStar chip provides an additional feature that allows positive decode of cycles to known local ISA devices. This feature would conflict with the positive decode used by the 82C814 chip. Therefore, the 82C814 chip has the option of decoding on the slow clock instead of on the medium clock. This feature is enabled by writing PCICFG 5Eh[7] = 1.

When the feature is selected, the 82C814 logic will monitor the DEVSEL# line to determine whether FireStar (or anyone else) has claimed the cycle by fast or medium decode. Only if DEVSEL# remains high through the medium decode clock will the 82C814 chip claim the cycle.

The slow decode feature works only for windows enabled as ISA windows. Other windows will continue to use a medium decode.

Table 5-2 Specific Register Group - PCICFG 50h-5Fh

7	6	5	4	3	2	1	0
PCICFG 50h			PCI Host Feature	Control Registe	er		Default = 01h
Rese	erved	Vendor ID feature selected: 0 = No 1 = Yes	IRQLATCH function 0 = Disable (default) 1 = Enable	Docking detect debounce: 0 = 0.25 sec 1 = 1.0 sec	CLKRUN# on host interface): 0 = Enabled per PCI 1 = Disabled, CLKRUN# tristated	Reserved	Reserved Always = 1
PCICFG 51h			Docking Feature	Control Register	· 1		Default = 00h
Dock Interface 00 = 1 (D 01 = 2 10 = 3 11 = 4	e clock divisor: default)	Dock Interface- clock source: 0 = PCICLK 1 = EXTCLK	Mode select: 0 = Automatic 1 = Force async	Reserved	Dock Interface threshold voltage: 0 = 3.3V 1 = 5.0V	Output Dr 00 = Reser 01 = Reser 10 = 3.3V F 11 = 5.0V F	ved PCI dock



#### Table 5-2 Specific Register Group - PCICFG 50h-5Fh (cont.)

7	6	5	4	3	2	1	0
PCICFG 52h			Docking Feature	Control Register	2		Default = 0Fh
This value selects internal secondar for external buffer 0000 = No del 1101 = 13ns	the approximate PCICLK must b delays.	e skewed in order 0010 = 2	to compensate		Reserved		Type 1 to Type 0 conversion blocked from secondary to primary: 0 = No 1 = Yes (Default)

PCICFG 53h Reserved Register Default = 00h

#### PCICFG 54h

#### IRQ Driveback Address Register - Byte 0: Address Bits [7:0]

Default = 30h

IRQ Driveback Protocol Address Bits:

- When the 82C824 logic must generate an interrupt from any source, it follows the IRQ Driveback Protocol and toggles the REQ# line to the host. Once it has the bus, it writes the changed IRQ information to the 32-bit I/O address specified in this register. The host interrupt controller claims this cycle and latches the new IRQ values.
- Bits 2:0 are reserved to be 000 and are read-only.
- This register defaults to a value of 33333330h.

PCICFG 55h	IRQ Driveback Address Register - Byte 1: Address Bits [15:8]	Default = 33h
PCICFG 56h	IRQ Driveback Address Register - Byte 2: Address Bits [23:16]	Default = 33h
PCICFG 57h	IRQ Driveback Address Register - Byte 3: Address Bits [31:24]	Default = 33h

#### PCICFG 58h DRQ Remap Base Address Register - Byte 0: Address Bits [7:0]

Default = 00h

DRQ Remap Base Address Bits:

- The distributed DMA protocol requires DMA controller registers for each DMA channel to be individually mapped into I/O space outside the range claimed by ISA devices. Bits A[31:0] of this register specify that base; bits 7:0 are reserved (write 0) because the base address can fall only on 256 byte boundaries.
- The 82C824 logic uses this base address two ways:
  - 1) to claim accesses to a PCMCIA DMA controller channel;
  - 2) to forward accesses across the bridge to remote devices specified in the DMA Channel Selector Register.

PCICFG 59h		DRQ Remap Ba	ase Address Reg	ister - Byte 1: Ad	dress Bits [15:8]		Default = 00h	
PCICFG 5Ah	DRQ Remap Base Address Register - Byte 2: Address Bits [23:16]							
PCICFG 5Bh	DRQ Remap Base Address Register - Byte 3: Address Bits [31:24]							
PCICFG 5Ch DMA Channel Selector Register								
Channel 7 (DMAC2):	Channel 6 (DMAC2):	Channel 5 (DMAC2):	DMAC responsibility (RO):	Channel 3 (DMAC1):	Channel 2 (DMAC1):	Channel 1 (DMAC1):	Channel 0 (DMAC1):	
0 = Not claimed	0 = Not claimed	0 = Not claimed	0 = Secondary	0 = Not claimed	0 = Not claimed	0 = Not claimed	0 = Not claimed	
1 = On slot interface	1 = On slot interface	1 = On slot interface	(always) 1 = Master	1 = On slot interface	1 = On slot interface	1 = On slot interface	1 = On slot interface	
PCICFG 5Dh		SN	/II Status Registe	r (Write 1 to clear	r bit)		Default = 00h	
Window 7 generated SMI:	Window 6 generated SMI:	Window 5 generated SMI:	Window 4 generated SMI	Window 3 generated SMI:	Window 2 generated SMI:	Window 1 generated SMI:	Window 0 generated SMI:	
0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	



Page 32 912-2000-016

## Table 5-2 Specific Register Group - PCICFG 50h-5Fh (cont.)

7	6	5	4	3	2	1	0		
PCICFG 5Eh	PCICFG 5Eh Primary Retry Limit Register Default = 07h								
Slow decode for ISA windows: 0 = Disable 1 = Enable	Prefetch on upstream transactions: 0 = Disable 1 = Enable	Posted writes on upstream transactions: 0 = Disable 1 = Enable	Core voltage: 0 = 3.3V 1 = 5.0V	Retry count readback control: 0 = Write post- ing retries on second- ary 1 = Retries on primary	82C814, as a sla	$100=2^{16}$ $101=2^{20}$ $110=2^{24}$	sses on the pri-		

#### PCICFG 5Fh

#### 82C814 Retry Count Readback Register (RO)

Default = 00h

- This register returns the number of retry attempts made.
- More than 256 retries are indicated by FFh.
- Used for diagnostic purposes. Read-only.
- Separate counts are maintained for primary and secondary. Bit 5Eh[3] selects the count being read back.

Write-Only: This register is also writable, for factory diagnostic purposes only.							
Reserved	Prototype test mode: 0 = Disable	Force FIFO clear	Retry test times: 0 = Normal	Power-up and detect timer: 0 = Normal			
	1 = Enable		1 = Quick	1 = Quick			

## 5.4 CardBus Register Group

The CardBus-style control and status register group is accessible through two different means. It is always accessible as part of the PCI configuration space at the indexes shown in Table 5-4. In addition, when the CardBus register base address at PCICFG 14h is written to any value other than zero, these same registers can be accessed through the system memory space selected (see Table 5-3).

Note that when accessing these registers in PCI memory space, they start from an offset of 00h, not 60h, from the register base address programmed.

### 5.4.1 Power Control

PCICFG 70h[6:4] set the external VCC5 and VCC3 pin levels. Because only these two pins are available on the 82C814 interface, the system must be designed to interpret these signal of the system of t

nals properly and select the correct voltage for the application.

Table 5-3 CardBus Register Set in System Memory

CardBus Base Address plus:	Name
000h	Socket Event Register
004h	Socket Mask Register
008h	Socket Present State Register
00Ch	Force Event Register
010h	Control Register
014-7FFh	Reserved

Table 5-4 CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh

7	6	5	4	3	2	1	0
PCICFG 60h / I	MEMOFST 00h		Socket Event	Register - Byte 0			Default = 00h
Reserved: Write as read.				Power cycle complete: 0 = No 1 = Yes Write 1 to clear	CCD2# status change: 0 = No 1 = Yes Write 1 to clear	CCD1# status change: 0 = No 1 = Yes Write 1 to clear	Reserved:
PCICFG 61h / I	MEMOFST 01h			Register - Byte 1 Vrite as read.	write 1 to clear	Write I to clear	Default = 00h
PCICFG 62h / MEMOFST 02h Socket Event Register - Byte 2 Reserved: Write as read.						Default = 00h	
PCICFG 63h / I	MEMOFST 03h			Register - Byte 3 Vrite as read.			Default = 00h
PCICFG 64h / I	MEMOFST 04h		Socket Mask I	Register - Byte 0			Default = 00h
PCICFG 64h / I		rved: s read.	Socket Mask I	Power cycle status change event:  0 = Mask 1 = Enable	CCD2# status change event: 0 = Mask 1 = Enable	CCD1# status change event: 0 = Mask 1 = Enable	Default = 00h Reserved
PCICFG 64h / I	Rese Write a		Socket Mask I	Power cycle status change event: 0 = Mask	status change event: 0 = Mask	status change event: 0 = Mask	
	Rese Write a		Socket Mask I Reserved: V Socket Mask I	Power cycle status change event:  0 = Mask 1 = Enable  Register - Byte 1	status change event: 0 = Mask	status change event: 0 = Mask	Reserved



Page 34 912-2000-016

Table 5-4 CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh

_	•	_	_		_		
7	6	5	4	3	2	1	0
PCICFG 68h / M	EMOFST 08h	Soci	ket Present State	Register (RO) - I	Byte 0		Default = 00h
Dock recog- nized - updated only on card insertion: 0 = Yes 1 = No	Reserved: Write as read.	Device type - updated only on card insertion:  11 = Docking station All other combinations reserved		Power cycle status: 0 = Not suc- cessful 1 = Successful	CCD2-1# state:  00 = Dock attached  01 = No dock attached  10 = No dock attached  11 = No dock attached		Reserved
PCICFG 69h / M	EMOFST 09h	FST 09h Socket Present State Register - Byte 1					Default = 00h
Rese Write a	rved: s read.	Reserved		3.3V dock detected: 0 = No 1 = Yes	5.0V dock detected: 0 = No 1 = Yes	Bad VCC request (outside CVS1-2, CCD1-2# range): 0 = No 1 = Yes	Data lost (dock detached before transac- tion completed): 0 = No 1 = Maybe
PCICFG 6Ah / M	EMOFST 0Ah	S	ocket Present St	ate Register - By	te 2		Default = 00h
			Reserved: V	Vrite as read.			
PCICFG 6Bh / M	EMOFST 0Bh	Socket Pres	sent State Regist	er - Byte 3 (bits a	re writeable)		Default = 30h
Socket can sup- ply Voltage Y: 0 = No 1 = Yes	Socket can sup- ply Voltage X: 0 = No 1 = Yes	Socket can supply 3.3V: 0 = No 1 = Yes	Socket can supply 5.0V: 0 = No 1 = Yes	Reserved: Write as read.			
PCICFG 6Ch / M	EMOFST 0Ch		Force Event R	Register - Byte 0			Default = 00h
Force dock recognized bit to 1:  0 = No 1 = Yes	Reserved: Write as read.	Force de 11 = Docking sta All other combina	tion	Force power cycle event:  0 = No 1 = Yes	Force CCD2# event: 0 = No 1 = Yes	Force CCD1# event: 0 = No 1 = Yes	Reserved
PCICFG 6Dh / M	EMOFST 0Dh		Force Event R	Register - Byte 1		J	Default = 00h
Reserved: Write as read.	Force retest of CVS1-2, CCD1-2# pins (or force bits): 0 = No 1 = Yes	Reserved		Force 3.3V dock detected bit to 1: 0 = No 1 = Yes	Force 5.0V dock detected bit to 1: 0 = No 1 = Yes	Force bad VCC request bit to 1:  0 = No 1 = Yes	Force data lost bit to 1: 0 = No 1 = Yes
PCICFG 6Eh / M	EMOFST 0Eh		Force Event R	Register - Byte 2		•	Default = 00h
			Reserved: V	Vrite as read.			
PCICFG 6Fh / M	EMOFST 0Fh			Register - Byte 3 Vrite as read.			Default = 00h
PCICFG 70h / M	EMOFST 10h		Control Reg	gister - Byte 0			Default = 00h
Reserved:	Doc	k VCC power requ	uest:	Reserved:		Reserved	
Write as read.	000 = Power of 001 = Reserve 010 = 5.0V 011 = 3.3V	off 100 = 101 =	Voltage X Voltage Y Reserved	Write as read.			
PCICFG 71h / MI	EMOFST 11h			gister - Byte 1 Vrite as read.			Default = 00h



# *Preliminary* **82C814**

## Table 5-4 CardBus Register Group - PCICFG 60h-74h / MEMOFST 00h-7Fh

7	6	5	4	3	2	1	0		
PCICFG 72h / M	EMOFST 12h		Control Register - Byte 2 Reserved: Write as read.						
PCICFG 73h / M	EMOFST 13h		Control Register - Byte 3 Reserved: Write as read.						
PCICFG 74h / M	EMOFST 14h	Reserved							



Page 36 912-2000-016

## 5.5 Docking Station Window Selection Group

The remainder of the 82C814 PCI-to-CardBus configuration registers are used to select the memory or I/O address ranges that will be claimed by the bridge and passed onto the secondary PCI bus. These windows overlap in function with the predefined CardBus I/O and memory windows, but are more versatile so as to be used for docking station support. However, applications can use the docking station window selection group to access CardBus cards as well.

Windows 4-7 are overlapped with the CardBus memory and I/O windows. Table 5-5 summarizes the features.

# 5.5.1 Warning on Using Docking Station Windows

The docking station access windows allow far more flexibility in cycle selection, masking, etc. than do the CardBus window registers. Whenever the 82C814 chip is reset or the CCD1-2# lines go high (signalling card or docking station removal), the docking station window registers are reset to a default state

that is identical to that of the CardBus windows. However, once the docking station window registers are changed from default state, the CardBus windows are no longer compatible with the CardBus standard register set requirements.

For example, if specialized software changes docking station window 4 from its default "memory" setting to make it an I/O window, the next time Card Services accesses that window it will be unable to change it back to a memory window and the application will fail. Once the dock is pulled out and reinserted, the default settings will again be in place and software will be able to use the CardBus register set normally.

#### 5.5.2 Docking Station Window Registers

The docking station registers are listed in Table 5-5 and Table 5-6 lists the power-on reset default values for the window registers. Table 5-7 follows and includes the default settings for each register.

Table 5-5 Docking Station Access Windows

Docking Station Access Window #	Default Mask	CardBus Window Name, Bits Decoded	Memory or I/O Selectable?	Can Generate SMI#?
0	000FFFh	None, Decode A[31:12]	Memory	Yes
1	000FFFh	None, Decode A[31:12]	Memory	Yes
2	000003h	None, Decode A[15:0]	I/O	Yes
3	000003h	None, Decode A[15:0]	I/O	Yes
4	000FFFh	Memory Window 0, A[31:12]	Yes - Defaults to Memory	Yes
5	000FFFh	Memory Window 1, A[31:12]	Yes - Defaults to Memory	Yes
6	000003h	I/O Window 0, A[31:2]	Yes - Defaults to I/O	Yes
7	000003h	I/O Window 1, A[31:2]	Yes - Defaults to I/O	Yes

Table 5-6 Power-on Reset, Card Removal Defaults for Docking Station Window Registers

Register/0ffset	Window 0	Window 1	Window 2	Window 3	Window 4	Window 5	Window 6	Window 7
Start Address/x0h	FFFFF000h							
Stop Address/x4h	00h							
Decoding Mask/x8h	0FFFh	0FFFh	03h	03h	0FFFh	0FFFh	03h	03h
Control /xBh	00h	00h	00h	00h	68h	68h	00h	00h



#### 5.5.2.1 Cycle Decoding

Each window can select either memory or I/O decoding, and allows for a decode range anywhere from one dword to the entire address space. On Windows 4-7, upper address bits from A31 on down can be masked in the comparison, allowing any desired degree of aliasing.

#### 5.5.2.2 Cycle Trapping

Instead of passing a claimed cycle onto the intended slave PCI interface, the cycle controller can generate a STOP# or CSTOP# on the master PCI interface (primary PCI interface or slot interface) and cause the controlling device to back off. At the same time, the cycle controller generates an IRQ driveback cycle with SMI# active, therefore converting the cycle into a System Management Interrupt trap.

At this point, the master will most likely retry the cycle, at which time the 82C814 will allow it to proceed. It may or may not be able to deliver valid data. The host chipset can then run its SMM code. The SMM code can read the SMI Status Register from the 82C814 to determine the window access that caused the SMI. Once the value has been read, the host

must write a 1 back to each SMI indicator bit to re-enable trapping and SMI generation on that window.

#### 5.5.2.3 ISA Window Selection

All docking station windows contain the ISA Window Selection bit. When set to 1, the window operation is modified as follows.

- When a cycle initiated on the primary is claimed through this window, the cycle will be immediately and automatically retried.
- On the docking station side, the 82C825 chip will claim the cycle and wait for positive decode on the ISA bus.
  - If positive decode is determined, the 82C825 logic will terminate the cycle normally.
  - If no positive decode can be achieved, the 82C825 logic will terminate the cycle with a Target Abort. Once this occurs, the 82C814 chip will simply ignore the next retry attempt on its primary and allow the cycle to pass to the local ISA bus of the host controller.

The retries occur up to the limit defined in PCICFG 5Eh[2:0].

Table 5-7	Docking St	ation Windov	v Ragistars -	PCICFG 80h-FFh

Mask register bits [23:0] are fixed to 000FFFh to force a 4KB boundary

Table 5-7	Docking Stati	ion window i	egisters - PC	101 0 0011-1 1	••		
7	6	5	4	3	2	1	0
PCICFG 80h		Window 0 Sta	art Address Regi	ster - Byte 0: A	ddress Bits [7:0]		Default = 00h
	tart Address Bits: bits [31:0] indicate t	bo start addrssa f	or momon, window	w 0			
	are read only and		•		у.		
PCICFG 81h		Window 0 Sta	rt Address Regis	ster - Byte 1: Ad	dress Bits [15:8]		Default = F0h
PCICFG 82h	ICFG 82h Window 0 Start Address Register - Byte 2: Address Bits [23:16] Default =						
PCICFG 83h		Window 0 Star	rt Address Regis	ter - Byte 3: Add	dress Bits [31:24]		Default = FFh
PCICFG 84h		Window 0 St	op Address Regi	ster - Byte 0: A	ddress Bits [7:0]		Default = 00h
	top Address Bits:						
-	bits [31:0] indicate t ] are read only and				y.		
PCICFG 85h		Window 0 Sto	p Address Regis	ster - Byte 1: Ad	dress Bits [15:8]		Default = 00h
PCICFG 86h		Window 0 Sto	p Address Regis	ter - Byte 2: Ad	dress bits [23:16]		Default = 00h
PCICFG 87h		Window 0 Sto	p Address Regis	ter - Byte 3: Add	dress Bits [31:24]		Default = 00h
PCICFG 88h		Window	v 0 Mask Registe	er - Byte 0: Masl	C Bits [7:0]		Default = FFh
Window 0 M							
_			•	out the memory of	or I/O address space.		
_	ny bit to a 1 masks ter should be writte	•					
0	] are always 1 (mas		Critic addi 000.				



Page 38 912-2000-016

Table 5-7	Docking Stat	ion Window R	Registers - PC	ICFG 80h-FFh	(cont.)		
7	6	5	4	3	2	1	0
PCICFG 89h		Window	0 Mask Registe	r - Byte 1: Mask E	Bits [15:8]		Default = 0Fh
PCICFG 8Ah		Window 0 Mask Register - Byte 2: Mask Bits [23:16]					
PCICFG 8Bh		Window 0 Control Register					
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable: 0 = No 1 = Yes Set to 0 for I/O window	Writes can be posted:  0 = No 1 = Yes Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O 1 = Memory (always)	Window 0 Trap/SMI#: 0 = Disable 1 = Enable	Rese	erved
PCICFG 8Ch-8F	'h		Res	served			Default = 00h
- Register b	art Address Bits: its [31:0] indicate t are read only and	he start address fo	or memory window	ister - Byte 0: Add w 1. um 4KB boundary			Default = 00h
PCICFG 91h	Window 1 Start Address Register - Byte 1: Address Bits [15:8]						Default = F0h
PCICFG 92h		Window 1 Star	rt Address Regis	ter - Byte 2: Addı	ress Bits [23:16]		Default = FFh
PCICFG 93h		Window 1 Star	rt Address Regis	ter - Byte 3: Addı	ress Bits [31:24]		Default = FFh
- Register bi	op Address Bits: its [31:0] indicate t are read only and	he stop address fo	or memory window	ster - Byte 0: Add v 0. um 4KB boundary			Default = 00h
PCICFG 95h		Window 1 Sto	p Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = 00h
PCICFG 96h		Window 1 Sto	p Address Regis	ter - Byte 2: Addı	ress bits [23:16]		Default = 00h
PCICFG 97h		Window 1 Sto	p Address Regis	ter - Byte 3: Addı	ress Bits [31:24]		Default = 00h
<ul><li>Setting any</li><li>The register</li><li>Bits [11:0]</li></ul>		ow Window 0 to be out the compariso n to 0 to decode the sked).	e aliased throughon on this bit. The entire address.			<b>.</b>	Default = FFh
PCICFG 99h		Window	1 Mask Registe	r - Byte 1: Mask E	Bits [15:8]		Default = 0Fh
PCICFG 9Ah		Window	1 Mask Register	- Byte 2: Mask B	its [23:16]		Default = 00h
PCICFG 9Bh			Window 1 Co	ontrol Register			Default = 08h
Window points to ISA bus:	Reads are prefetchable:	Writes can be posted:	Reserved	Cycle qualifier: 0 = I/O	Window 1 Trap/SMI#:	Rese	erved



0 = Disable

1 = Enable

1 = Memory

(always)

912-2000-016 Revision: 2.0

0 = No

1 = Yes

0 = No

1 = Yes

Set to 0 for I/O

window

0 = No

1 = Yes

Set to 0 for I/O

window

	6	5	4	3	2	1	0
PCICFG 9Ch-9F	h		Res	erved			Default = 00h
PCICFG A0h		Window 2 St	art Address Regi	ster - Byte 0: Add	lress Bits [7:0]		Default = FCh
- Register bi	rt Address Bits: its [31:0] indicate t i] are read only an			RO: Always returns 0	Decoding: 0 = 16-bit (always) AD[31:16] = 0 1 = 32-bit		
PCICFG A1h		Window 2 Sta	ress Bits [15:8]		Default = FFh		
PCICFG A2h		Window 2 Sta	rt Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = 00h
PCICFG A3h		Window 2 Sta	rt Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = 00h
- Register bi	op Address Bits: its [31:0] indicate t are read only and	he stop address f	or I/O window 2.	ster - Byte 0: Add			Default = 00h
PCICFG A5h		Window 2 Sto	p Address Regis	ster - Byte 1: Addı	ress Bits [15:8]		Default = 00h
PCICFG A6h		Window 2 Sto	p Address Regis	ter - Byte 2: Addre	ess Bits [23:16]		Default = 00h
PCICFG A7h		Window 2 Sto	p Address Regis	ter - Byte 3: Addre	ess Bits [31:24]		Default = 00h
PCICFG A8h Window 2 Mas - Mask regis	sk Bits: ster bits [23:0] are		_	er - Byte 0: Mask E	3its [7:0]		Default = 03h
PCICFG A9h		Window	v 2 Mask Registe	r - Byte 1: Mask B	its [15:8]		Default = 00h
PCICFG AAh		<b>14</b> 0 1					
		Window	2 Mask Register	- Byte 2: Mask Bi	its [23:16]		Default = 00h
PCICFG ABh		window		- Byte 2: Mask Bi ontrol Register	its [23:16]		Default = 00h  Default = 00h
PCICFG ABh  Window points to ISA bus: 0 = No 1 = Yes	Reserved	Reserved			Window 2 Trap/SMI#: 0 = Disable 1 = Enable	Res	
Window points to ISA bus: 0 = No			Window 2 Co	Cycle qualifier: 0 = I/O (always)	Window 2 Trap/SMI#: 0 = Disable	Res	Default = 00h
Window points to ISA bus: 0 = No 1 = Yes		Reserved	Window 2 Co	Cycle qualifier: 0 = I/O (always) 1 = Memory	Window 2 Trap/SMI#: 0 = Disable 1 = Enable	Res	Default = 00h erved
Window points to ISA bus: 0 = No 1 = Yes  PCICFG ACh-AF  PCICFG B0h  Window 3 Sta - Register bi	Fh  art Address Bits: its [31:0] indicate t	Reserved  Window 3 St	Window 2 Concept Reserved  Reserved  Reserved  Reserved  Or I/O window 3.	Cycle qualifier: 0 = I/O (always) 1 = Memory	Window 2 Trap/SMI#: 0 = Disable 1 = Enable	RO: Always returns 0	Default = 00h erved  Default = 00h
Window points to ISA bus: 0 = No 1 = Yes  PCICFG ACh-AF  PCICFG B0h  Window 3 Sta - Register bi	Fh  art Address Bits: its [31:0] indicate t	Reserved  Window 3 St the start address f d always return 0	Reserved  Reserved  Reserved  Or I/O window 3. to indicate a minir	Cycle qualifier: 0 = I/O (always) 1 = Memory  erved  ster - Byte 0: Add	Window 2 Trap/SMI#: 0 = Disable 1 = Enable	RO: Always returns 0	Default = 00h erved  Default = 00h  Default = FCh  Decoding: 0 = 16-bit (always) AD[31:16] = 0
Window points to ISA bus: 0 = No 1 = Yes  PCICFG ACh-AF  PCICFG B0h  Window 3 Sta - Register bi - Bits [31:16]	Fh  art Address Bits: its [31:0] indicate t	Window 3 St the start address f d always return 0	Reserved  Reserved  Reserved  Reserved  Reserved  Reserved  Reserved	Cycle qualifier:  0 = I/O (always)  1 = Memory  Served  Ster - Byte 0: Add	Window 2 Trap/SMI#: 0 = Disable 1 = Enable  Iress Bits [7:0]	RO: Always returns 0	Default = 00h erved  Default = 00h  Default = FCh  Decoding: 0 = 16-bit (always) AD[31:16] = 0 1 = 32-bit



Page 40 912-2000-016

	1	_	1		, ,		T		
7	6	5	4	3	2	1	0		
- Register bi	p Address Bits: its [31:0] indicate t are read only and	he stop address fo	or I/O window 3.	ster - Byte 0: Add um 4KB boundary.			Default = 00h		
PCICFG B5h	CFG B5h Window 3 Stop Address Register - Byte 1: Address Bits [15:8] Default = 00h								
PCICFG B6h		Window 3 Stop Address Register - Byte 2: Address Bits [23:16] Default = 00h							
PCICFG B7h	Window 3 Stop Address Register - Byte 3: Address Bits [31:24] Default = 00h								
PCICFG B8h Window 3 Ma - Mask regis	sk Bits: ster bits [23:0] are		•	er - Byte 0: Mask i	Bits [7:0]		Default = 00h		
PCICFG B9h Window 3 Mask Register - Byte 1: Mask Bits [15:8] Default = 00h									
PCICFG BAh		Window 3 Mask Register - Byte 2: Mask Bits [23:16] Default = 00h							
PCICFG BBh			Window 3 Co	ontrol Register			Default = 00h		
Window points to ISA bus: 0 = No 1 = Yes	Reserved	Reserved	Reserved	Cycle qualifier: 0 = I/O (always) 1 = Memory	Window 3 Trap/SMI#: 0 = Disable 1 = Enable	Res	erved		
PCICFG BCh-BI	Fh		Res	erved			Default = 00h		
PCICFG C0h		Window 4 Sta	art Address Regi	ster - Byte 0: Add	Iress Bits [7:0]		Default = 00h		
Window Start Address Bits:  - Register bits [31:0] indicate the start address for one of the eight memory or I/O windows.  - The selection between memory or I/O, as well as other feature selections, are made through the Window 4 Control Register.  RO:  Always reads 0.  If I/O: Decode 0 = 16-bit AD[31:16] =							reads 0.  If I/O: Decoding		
PCICFG C1h		Window 4 Sta	ırt Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = F0h		
PCICFG C2h		Window 4 Star	rt Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = FFh		
PCICFG C3h		Window 4 Star	rt Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = FFh		
PCICFG C4h		Window 4 St	op Address Regi	ster - Byte 0: Add	lress Bits [7:0]		Default = 00h		
- Register bi	its [31:0] indicate t		address Bits: or one of the eight	memory or I/O wir	ndows.		RO: returns 0		
PCICFG C5h				ster - Byte 1: Add			Default = 00h		
PCICFG C6h		Window 4 Sto	p Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = 00h		



7 PCICFG C8h Window 4 Mask E	6	5 Windov	4	3	2	1	0
Window 4 Mask E		Windov					
			v 4 Mask Registe	er - Byte 0: Mask E	3its [7:0]		Default = 00h
<ul><li>Setting any bit</li><li>The register sh</li></ul>	Mask register bits [23:2] allow Window 4 to be aliased throughout the memory or I/O address space Setting any bit to a 1 masks out the comparison on this bit. The register should be written to 0 to decode the entire address. Bits [1:0] are always 11 (masked).				address space.		O: eturns 1.
PCICFG C9h	CFG C9h Window 4 Mask Register - Byte 1: Mask Bits [15:8]						Default = 00h
PCICFG CAh		Window	4 Mask Register	- Byte 2: Mask B	its [23:16]		Default = 00h
PCICFG CBh			Window 4 Co	ontrol Register			Default = 48h
to ISA bus: p 0 = No 1 = Yes Se	Reads are prefetchable:  0 = No 1 = Yes et to 0 for I/O indow	Writes can be posted: 0 = No 1 = Yes Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O 1 = Memory (Default)	Window 4 Trap/SMI#: 0 = Disable 1 = Enable	Rese	erved
PCICFG CCh-CFh			Res	erved			Default = 00h
PCICFG D0h		Window 5 Sta	art Address Regi	ster - Byte 0: Add	lress Bits [7:0]		Default = 00h
- Register bits [3	<ul> <li>Window 5 Start Address Bits:</li> <li>Register bits [31:0] indicate the start address for one of the eight memory or I/O windows.</li> <li>The selection between memory or I/O, as well as other feature selections, are made through the Window 5 Control Register.</li> </ul>					RO: Always returns 0	If memory: reads 0. If I/O: Decoding 0 = 16-bit AD[31:16] = 0 1 = 32-bit
PCICFG D1h		Window 5 Sta	rt Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = F0h
PCICFG D2h		Window 5 Star	t Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = FFh
PCICFG D3h		Window 5 Star	t Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = FFh
PCICFG D4h		Window 5 Sto	op Address Regi	ster - Byte 0: Add	lress Bits [7:0]		Default = 00h
Window 5 Stop A - Register bits [3		he stop address fo	or one of the eight	memory or I/O wir	ndows.		O: returns 0
PCICFG D5h		Window 5 Sto	p Address Regis	ster - Byte 1: Addı	ress Bits [15:8]		Default = 00h
PCICFG D6h		Window 5 Sto	o Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = 00h
PCICFG D7h		Window 5 Sto	Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = 00h
PCICFG D8h		Windov	v 5 Mask Registe	er - Byte 0: Mask I	Bits [7:0]		Default = 00h
<ul><li>Setting any bit</li><li>The register sh</li></ul>	bits [23:2] allow t to a 1 masks o	out the comparison to 0 to decode the	n on this bit.	t the memory or I/C	address space.		O: eturns 1.
PCICFG D9h		Window	5 Mask Registe	r - Byte 1: Mask B	its [15:8]		Default = 00h
PCICFG DAh		Window	5 Mask Register	- Byte 2: Mask Bi	its [23:16]		Default = 00h



Page 42 912-2000-016

Revision: 2.0

Table 5-7 Docking Station Window Registers - PCICFG 80h-FFh (cont.)

7	6	F			` '	4	
7	6	5	4	3	2	1	0
PCICFG DBh	T _	T		ontrol Register		T	Default = 48h
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable:  0 = No 1 = Yes  Set to 0 for I/O window	Writes can be posted:  0 = No 1 = Yes  Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O 1 = Memory (Default)	Window 5 Trap/SMI#: 0 = Disable 1 = Enable	Res	erved
PCICFG DCh-DI	Fh		Res	erved			Default = 00h
PCICFG E0h		Window 6 Sta	art Address Regi	ster - Byte 0: Add	lress Bits [7:0]		Default = 00h
- The select	ts [31:0] indicate t		~	t memory or I/O wing elections, are mad		RO: Always returns 0	If memory: reads 0. If I/O: Decoding 0 = 16-bit AD[31:16] = 0 1 = 32-bit
PCICFG E1h		Window 6 Sta	rt Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = F0h
PCICFG E2h		Window 6 Star	rt Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = FFh
PCICFG E3h		Window 6 Star	rt Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = FFh
PCICFG E4h		Window 6 St	op Address Regi	ster - Byte 0: Add	lress Bits [7:0]		Default = 00h
	p Address Bits: its [31:0] indicate t	he stop address fo	or one of the eight	memory or I/O wii	ndows.		:O: returns 0
PCICFG E5h		Window 6 Sto	p Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = 00h
PCICFG E6h		Window 6 Sto	p Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = 00h
PCICFG E7h		Window 6 Sto	p Address Regis	ter - Byte 3: Addr	ess bits [31:24]		Default = 00h
PCICFG E8h		Window	v 6 Mask Registe	er - Byte 0: Mask I	Bits [7:0]		Default = 03h
- Setting any		out the compariso n to 0 to decode tl	n on this bit.	t the memory or I/C	) address space.		rO: returns 1.
PCICFG E9h		Window	6 Mask Registe	r - Byte 1: Mask B	Bits [15:8]		Default = 00h
PCICFG EAh		Window	6 Mask Register	- Byte 2: Mask B	its [23:16]		Default = 00h
PCICFG EBh			Window 6 Co	ontrol Register			Default = 00h
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable:  0 = No 1 = Yes  Set to 0 for I/O window	Writes can be posted:  0 = No 1 = Yes  Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O (Default) 1 = Memory	Window 6 Trap/SMI#: 0 = Disable 1 = Enable	Res	erved
PCICFG ECh-EF			Res	erved			Default = 00h



			_				
7	6	5	4	3	2	1	0
PCICFG F0h		Window 7 Sta	art Address Regi	ster - Byte 0: Add	lress Bits [7:0]		Default = 00h
- The selection	ts [31:0] indicate t		•	t memory or I/O wing elections, are made		RO: Always returns 0	If memory: reads 0. If I/O: Decoding 0 = 16-bit AD[31:16] = 0 1 = 32-bit
PCICFG F1h	Window 7 Start Address Register - Byte 1: Address Bits [15:8]						Default = F0h
PCICFG F2h		Window 7 Star	t Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = FFh
PCICFG F3h		Window 7 Star	t Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = FFh
PCICFG F4h		Window 7 Sto	op Address Regi	ster - Byte 0: Add	ress Bits [7:0]		Default = 00h
·	Window 7 Stop Address Bits:  - Register bits [31:0] indicate the stop address for one of the eight memory or I/O windows.				RO: Always returns 0		
PCICFG F5h		Window 7 Sto	p Address Regis	ster - Byte 1: Add	ress Bits [15:8]		Default = 00h
PCICFG F6h		Window 7 Sto	p Address Regis	ter - Byte 2: Addr	ess Bits [23:16]		Default = 00h
PCICFG F7h		Window 7 Sto	p Address Regis	ter - Byte 3: Addr	ess Bits [31:24]		Default = 00h
PCICFG F8h		Windov	v 7 Mask Registe	er - Byte 0: Mask i	Bits [7:0]		Default = 03h
<ul><li>Setting any</li><li>The registe</li></ul>	ter bits [23:2] allov bit to a 1 masks	out the compariso n to 0 to decode th	n on this bit.	t the memory or I/C	address space.		O: returns 1.
PCICFG F9h		Window	7 Mask Registe	r - Byte 1: Mask B	its [15:8]		Default = 00h
PCICFG FAh		Window	7 Mask Register	- Byte 2: Mask B	its [23:16]		Default = 00h
PCICFG FBh			Window 7 Co	ontrol Register			Default = 00h
Window points to ISA bus: 0 = No 1 = Yes	Reads are prefetchable:  0 = No 1 = Yes Set to 0 for I/O window	Writes can be posted:  0 = No 1 = Yes Set to 0 for I/O window	Reserved	Cycle qualifier: 0 = I/O (Default) 1 = Memory	Window 7 Trap/SMI#: 0 = Disable 1 = Enable	Res	erved
PCICFG FCh-FFh Reserved Default =							



Page 44 912-2000-016

Revision: 2.0

## 5.6 Register Summary

Table 5-8 summarizes the locations, register names, and default values for register set of the 82C814. Note that the table lists only the PCICFG location, the CardBus Control

and Status Register Group can also be accessed in system memory space. Refer to Section 5.4 for details regarding accessing those memory locations.

Table 5-8 82C814 Register Summary

Loc.	Register Name	Default
PCICFO	G 00h-4Fh: Base Register Group	
00h 01h	Vendor Identification Register (RO) Byte 0 Byte 1	45h 10h
02h 03h	Device ID (RO) Byte 0 Byte 1	14h C8h
04h 05h	PCI Command Register Byte 0 Byte 1	04h 00h
06h 07h	PCI Status Register Byte 0 Byte 1	00h 02h
08h	Revision Register (RO)	00h
09h	Prgrm Interface Class Code Register (RO)	00h
0Ah 0Bh	Class Code Register (RO) Byte 0 Byte 1	07h 06h
0Ch	Cache Line Size Register	00h
0Dh	Latency Timer Register	00h
0Eh	Header Type Register	02h
0Fh	BIST Register	00h
10h 11h 12h 13h	CardBus Base Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
14h- 15h	Reserved	00h
16h 17h	PCI Secondary Bus Status Register Byte 0 Byte 1	00h 02h
18h	Primary PCI Bus Number Register	00h
19h	Secondary PCI Bus Number Register	00h
1Ah	Subordinate Bus Number Register	00h
1Bh	Latency Timer Register	00h
1Ch 1Dh 1Eh 1Fh	Memory Window 0 Base Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh

Loc.	Register Name	Default
20h 21h 22h 23h	Memory Window 0 Limit Address Register Byte 0: Address Bits [7:0 Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
24h 25h 26h 27h	Memory Window 1 Base Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
28h 29h 2Ah 2Bh	Memory Window 1 Limit Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
2Ch 2Dh 2Eh 2Fh	I/O Window 0 Base Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
30h 31h 32h 33h	I/O Window 0 Limit Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
34h 35h 36h 37h	I/O Window 1 Base Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
38h 39h 3Ah 3Bh	I/O Window 1 Limit Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
3Ch	Interrupt Line Register for Status Change	00h
3Dh 3Eh 3Fh	Interrupt Pin Register for Status Change  Bridge Control Register  Byte 0  Byte 1	01h 40h 03h
40h 41h	Subsystem Vendor Register Byte 0: Bits [7:0] Byte 1: Bits [15:8]	00h 00h
42h 43h	Subsystem ID Register Byte 0: Bits [7:0]: Byte 1: Bits [15:8]	00h 00h



## Table 5-8 82C814 Register Summary (cont.)

Loc.	Register Name	Default
44h- 47h	Reserved	00h
48h	Docking INTA# Interrupt Assignment Register	01h
49h	Docking INTB# Interrupt Assignment Register	02h
4Ah	Docking INTC# Interrupt Assignment Register	03h
4Bh	Docking INTD# Interrupt Assignment Register	04h
4Ch	Docking Detect Interrupt Assignment Register	01h
4Dh	Reserved	00h
4Eh	Serial IRQ Control Register 1	00h
4Fh	Serial IRQ Control Register 2	00h
PCICFG	5 50h-5Fh: Specific Register Group	
50h	PCI Host Feature Control Register	01h
51h	Docking Feature Control Register 1	00h
52h	Docking Feature Control Register 2	0Fh
53h	Reserved	00h
54h 55h 56h 57h	IRQ Driveback Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	30h 33h 33h 33h
58h 59h 5Ah 5Bh	DRQ Remap Base Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
5Ch	DMA Channel Selector Register	00h
5Dh	SMI Status Register (Write 1 to clear bit)	00h
5Eh	Primary Retry Limit Register	07h
5Fh	82C814 Retry Count Readback Register (RO)	00h
PCICFG	60h-74h: CardBus Register Group	
60h 61h 62h 63h	Socket Event Register Byte 0 Byte 1 Byte 2 Byte 3	00h 00h 00h 00h
64h 65h 66h 67h	Socket Mask Register Byte 0 Byte 1 Byte 2 Byte 3	00h 00h 00h 00h
68h 69h 6Ah 6Bh	Socket Present State Register Byte 0 (RO) Byte 1 Byte 2 Byte 3	00h 00h 00h 30h

Loc.	Register Name	Default
	Force Event Register	
6Ch	Byte 0	00h
6Dh	Byte 1	00h
6Eh	Byte 2	00h
6Fh	Byte 3	00h
	Control Register	
70h	Byte 0	00h
71h	Byte 1	00h
72h	Byte 2	00h
73h	Byte 3	00h
74h	Reserved	00h
PCICFG	80h-FFh: Docking Station Window Registers	
	Window 0 Start Address Register	
80h	Byte 0: Address Bits [7:0]	00h
81h	Byte 1: Address Bits [15:8]	F0h
82h	Byte 2: Address Bits [23:16]	FFh
83h	Byte 3: Address Bits [31:24]	FFh
	Window 0 Stop Address Register	
84h	Byte 0: Address Bits [7:0]	00h
85h	Byte 1: Address Bits [15:8]	00h
86h	Byte 2: Address bits [23:16]	00h
87h	Byte 3: Address Bits [31:24]	00h
	Window 0 Mask Register	
88h	Byte 0: Mask Bits [7:0]	FFh
89h	Byte 1: Mask Bits [15:8]	0Fh
8Ah	Byte 2: Mask Bits [23:16]	00h
8Bh	Window 0 Control Register	08h
8Ch- 8Fh	Reserved	00h
	Window 1 Start Address Register	
90h	Byte 0: Address Bits [7:0]	00h
91h	Byte 1: Address Bits [15:8]	F0h
92h	Byte 2: Address Bits [23:16]	FFh
93h	Byte 3: Address Bits [31:24]	FFh
	Window 1 Stop Address Register	
94h	Byte 0: Address Bits [7:0]	00h
95h	Byte 1: Address Bits [15:8]	00h
96h	Byte 2: Address bits [23:16]	00h
97h	Byte 3: Address Bits [31:24]	00h
	Window 1 Mask Register	
98h	Byte 0: Mask Bits [7:0]	FFh
99h	Byte 1: Mask Bits [15:8]	0Fh
9Ah	Byte 2: Mask Bits [23:16]	00h
9Bh	Window 1 Control Register	08h
9Ch-	Reserved	00h
9Fh		



Page 46 912-2000-016

## Table 5-8 82C814 Register Summary (cont.)

Loc.	Register Name	Default
A0h A1h A2h A3h	Window 2 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	FCh FFh 00h 00h
A4h A5h A6h A7h	Window 2 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
A8h A9h AAh	Window 2 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	03h 00h 00h
ABh	Window 2 Control Register	00h
ACh- AFh	Reserved	00h
B0h B1h B2h B3h	Window 3 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	FCh FFh 00h 00h
B4h B5h B6h B7h	Window 3 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
B8h B9h BAh	Window 3 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	00h 00h 00h
BBh	Window 3 Control Register	00h
BCh- BFh	Reserved	00h
C0h C1h C2h C3h	Window 4 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
C4h C5h C6h C7h	Window 4 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
C8h C9h CAh	Window 4 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	00h 00h 00h
CBh	Window 4 Control Register	48h
CCh- CFh	Reserved	00h

		ı
Loc.	Register Name	Default
D0h D1h D2h D3h	Window 5 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
D4h D5h D6h D7h	Window 5 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
D8h D9h DAh	Window 5 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	00h 00h 00h
DBh	Window 5 Control Register	48h
DCh- DFh	Reserved	00h
E0h E1h E2h E3h	Window 6 Start Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
E4h E5h E6h E7h	Window 6 Stop Address Register Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address bits [31:24]	00h 00h 00h 00h
E8h E9h EAh	Window 6 Mask Register Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	03h 00h 00h
EBh	Window 6 Control Register	00h
ECh- EFh	Reserved	00h
F0h F1h F2h F3h	Window 7 Start Address Register - Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h F0h FFh FFh
F4h F5h F6h F7h	Window 7 Stop Address Register - Byte 0: Address Bits [7:0] Byte 1: Address Bits [15:8] Byte 2: Address Bits [23:16] Byte 3: Address Bits [31:24]	00h 00h 00h 00h
F8h F9h FAh	Window 7 Mask Register - Byte 0: Mask Bits [7:0] Byte 1: Mask Bits [15:8] Byte 2: Mask Bits [23:16]	03h 00h 00h
FBh	Window 7 Control Register	00h
FCh- FFh	Reserved	00



## 6.0 Electrical Ratings

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

## 6.1 Absolute Maximum Ratings

		5.0 Volt		3.3		
Symbol	Parameter	Min	Max	Min	Max	Unit
VCC	Supply Voltage		+6.5		+4.0	V
VI	Input Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
VO	Output Voltage	-0.5	VCC + 0.5	-0.5	VCC + 0.5	V
TOP	Operating Temperature	0	+70	0	+70	°C
TSTG	Storage Temperature	-40	+125	-40	+125	°C

## 6.2 DC Characteristics: $VCC = 3.3V \text{ or } 5.0V \pm 5\%$ , $TA = 0^{\circ}C \text{ to } +70^{\circ}C$

Symbol	Parameter	Min	Max	Unit	Condition
VIL	Input low Voltage	-0.5	+0.8	V	
VIH	Input high Voltage	+2.0	VCC + 0.5	V	
VOL	Output low Voltage		+0.4	V	IOL = 4.0mA
VOH	Output high Voltage	+2.4		V	IOH = -1.6mA
IIL	Input Leakage Current		+10.0	μA	VIN = VCC
IOZ	Tristate Leakage Current		+10.0	μA	
CIN	Input Capacitance		+10.0	pF	
COUT	Output Capacitance		+10.0	pF	
ICC	Power Supply Current 3.3V Core 5.0V Core		90 120	mA	Fully active

## 6.3 AC Characteristics

Sym	Parameter	Min	Max	Unit	Figure
Prima	ry PCI Bus				
t100	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# setup time to PCICLK rising	7		ns	6-1
t101	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# hold time from PCICLK rising	0		ns	6-2
t102	C/BE[3:0]#, AD[31:0], FRAME#, IRDY#, TRDY#, STOP#, DEVSEL#, LOCK#, PAR, SERR#, PERR# valid delay from PCICLK rising	2	11	ns	6-3
t103	REQ# setup time to PCICLK rising	12		ns	6-1
t104	REQ# hold time from PCICLK rising	0		ns	6-2
t105	GNT# valid delay from PCICLK rising	2	12	ns	6-3
Secon	ndary PCI Bus				
t200	CC/BE[3:0]#, CAD[31:0], CFRAME#, CIRDY#, CTRDY#, CSTOP#, CDEVSEL#, CBLOCK#, CPAR, CSERR#, CPERR# setup time to PCICLK rising	7		ns	6-1
t201	CC/BE[3:0]#, CAD[31:0], CFRAME#, CIRDY#, CTRDY#, CSTOP#, CDEVSEL#, CBLOCK#, CPAR, CSERR#, CPERR# hold time from PCICLK rising	0		ns	6-2
t202	CC/BE[3:0]#, CAD[31:0], CFRAME#, CIRDY#, CTRDY#, CSTOP#, CDEVSEL#, CBLOCK#, CPAR, CSERR#, CPERR# valid delay from PCICLK rising	2	11	ns	6-3
t203	CREQ[3:0]# setup time to PCICLK rising	12		ns	6-1
t204	CREQ[3:0]# hold time from PCICLK rising	0		ns	6-2
t205	CGNT[3:0]# valid delay from PCICLK rising	2	12	ns	6-3
t206	PCIRQ[3:0]# setup time to PCICLK rising	5		ns	6-1
t207	PCIRQ[3:0]# hold time from PCICLK rising	3		ns	6-2
t208	PCIRQ[3:0]# valid delay from PCICLK rising	2	16	ns	6-3



## 6.4 AC Timing Diagrams

Figure 6-1 Setup Timing Waveform




Figure 6-2 Hold Timing Waveform






Figure 6-3 Output Delay Timing Waveform





## 7.0 Mechnical Package Outline

Figure 7-1 144-Pin TQFP, Thin Quad Flat Pack



# *Preliminary* **82C814**



Page 52 912-2000-016 Revision: 2.0

## Appendix A IRQ Driveback Protocol

The OPTi PCI IRQ Driveback cycle provides a clean and simple way to convey interrupt and DMA status information to the host. The protocol is reliable and does not in any way compromise PCI compatibility.

- Whenever a PCI peripheral device must signal an IRQ or SMI# to the system, it asserts its REQ# line to the host for one PCI clock, deasserts it for one PCI clock, then asserts it again and keeps it low until acknowledged.
- The host recognizes this sequence as a high-priority request and immediately removes all other bus grants (GNT# lines). Once the previous bus owner is off the bus, the host acknowledges the high-priority request with GNT# as usual.
- The peripheral device logic runs an I/O write cycle to the IRQ Driveback address specified in the PCI configuration registers, and releases REQ#.
- 4. The host latches the information on AD[31:0] and sets the IRQ lines appropriately.
- 5. An optional second burst data cycle can take place to convey additional interrupt information.

PCI-type devices on the secondary side of bridge chips can use this same protocol to convey their interrupt requests through the bridge to the host. The format of the driveback

cycle request is illustrated in the figure. A second data phase is also possible.

#### A.1 Driveback Cycle Format

The charts below illustrate the interrupt information indicated IRQ bits indicate whether that IRQ line is being driven high or low. The EN# bits indicate whether that IRQ is enabled to be changed or not. When the EN# bit is low, the value on the IRQ bit is valid. The device containing the central interrupt controller claims this I/O write cycle, and can then change its internal IRQ line state to match the value sent.

When a PCI device needs to generate an interrupt to the system, it runs a driveback cycle with the Enable bit low for each IRQ line under its control. For example, a device on PCI could run a driveback cycle with IRQ3 high and EN3# low to generate IRQ3 to the system. When the interrupt has been serviced and the device deasserts its interrupt, it starts another driveback cycle with IRQ3 low and EN3# low.

During both of these instances, if the device controls interrupts other than IRQ3, it must set its EN# bits low for **all** channels it controls, not just for the interrupt whose state has changed. The other IRQs must be driven with their previously used values.

Figure A-1 IRQ Driveback Cycle High-Priority Request




Table A-1 Information Provided on a Driveback Cycle

Low	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
Word	IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0
High	AD31	AD30	AD29	AD28	AD27	AD26	AD25	AD24	AD23	AD22	AD21	AD20	AD19	AD18	AD17	AD16
Word	EN15#	EN14#	EN13#	EN12#	EN11#	EN10#	EN9#	EN8#	EN7#	EN6#	EN5#	EN4#	EN3#	EN2#	EN1#	EN0#



## IRQ Driveback

There is a convention for assignment of otherwise unusable IRQs:

- IRQ2 generates an SMI#. Note that the sense of IRQ2 is still active high. In this way, devices that use IRQ driveback can generate SMI# simply by routing their normal interrupt to IRQ2 without needing to change the polarity of the interrupt generation logic.
- IRQ13 generates an NMI. This feature allows PCI-to-ISA bridges such as the 82C825 chip to return the CHCK# sig-

nal from the ISA bus across the PCI bus. The sense of IRQ13 is active high.

Table A-2 illustrates the format of the optional second data phase of the IRQ driveback cycle. This phase is presently reserved for returning the PCI interrupts and ACPI Events. If the device needs to send back level-model interrupts, it bursts the information on the PCI clock following data phase one. The IRQ driveback address automatically increments to (base +4) per PCI requirements. It is also allowable for devices to drive back only phase 2, by directly accessing the (base +4) address.

Table A-2 Information Provided on a Optional Data Phase 2 of IRQ Driveback Cycle

Low Word	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
	Rsvd	ACPI3	ACPI2	ACPI1	ACPI0	PCIRQ 3	PCIRQ 2	PCIRQ 1	PCIRQ 0							
High Word	AD31	AD30	AD29	AD28	AD27	AD26	AD25	AD24	AD23	AD22	AD21	AD20	AD19	AD18	AD17	AD16
	Rsvd	EN ACPI3#	EN ACPI2#	EN ACPI1#	EN ACPI0#	ENP3#	ENP2#	ENP1#	ENP0#							

#### A.2 Edge vs Level Mode, IRQ Polarity

The IRQs driven back in data phase 1 are interpreted as edge-mode interrupts, as expected for AT compatibility. The AD[15:0] signals are interpreted as active when high (1); the Enable (EN#) signals AD[31:16] are active when low (0).

In optional data phase 2, the PCIRQ0-3 bits are interpreted as level-mode interrupts by the host hardware. As with data phase 1, the controls indicated by AD[15:0] are interpreted as active when **high**; the Enable (EN#) controls on AD[31:16] are active when **low**. Note that PCI signals INTA-D# are active low by definition.

# A.3 Host Handling of IRQ Driveback Information

The host chipset must handle the IRQ driveback information differently depending on whether the selected interrupt is sharable or not. Generally the ISA IRQ lines need no special consideration.

However, the INTA-D# lines can be shared by multiple devices on the PCI bus. Thus, one device could perform an IRQ driveback to set the INTx# line active for its purposes, while another device could follow immediately by setting the same INTx# line inactive. Therefore, the host is required to implement a counter in this case, so that it considers the line inactive only after it has received the same number of active-going drivebacks as it has inactive-going drivebacks.

A three-bit counter can be considered sufficient to handle the situation, since this would allow up to seven devices to chain to the same interrupt. It is unlikely that system requirements would exceed this number given the latency penalty incurred.



Page 54 912-2000-016

#### A.4 External Implementation

An IRQ driveback-capable device can implement the signal IRQLATCH. IRQLATCH allows IRQs to be driven onto the ISA bus directly through external TTL. There are two possible support circuits.

**Static Resourcing** - Using a single 74373 latch provides direct control of up to eight IRQ lines. However, the selected IRQs are always under the control of the IRQ driveback device, even if the device is not actively using the IRQs. They cannot be dynamically reassigned to other devices. Figure A-3 shows a typical connection.

**Dynamic Resourcing** - Uses one 74373 latch and one 74125 tristate buffer to provide dynamic control over four specific IRQ lines; each four line group requires an additional 74373/74125 pair. Dynamic control allows the interrupt to be driven only when it has been assigned to a sub-function of the IRQ driveback device; otherwise, the output remains tristated and is open for use by other system devices. The figure below shows a typical connection.

Note that if the IRQLATCH function is selected on the primary, devices on the secondary are no longer free to generate any IRQ. They are limited to the IRQs supported through the latch.

Figure A-2 Dynamic Resourcing





Figure A-3 Static Resourcing



# **IRQ Driveback**



Page 56 912-20



## Sales Information

#### **HEADQUARTERS:**

OPTi Inc. 888 Tasman Drive Milpitas, CA 95035 tel: 408-486-8000 fax: 408-486-8011

#### **SALES OFFICES:**

**OPTi Japan KK** Murata Building 6F, 2-22-7 Ohhashi Meguro-ku

Tokyo 153, Japan tel: 81-3-5454-0178 fax: 81-3-5454-0168

#### Taiwan OPTi Inc.

9F, No 303, Sec 4, Hsin Yih Road Taipei, Taiwan, ROC

tel: 886-2-325-8520 fax: 886-2-325-6520

#### **United Kingdom & Europe** OPTi Inc.

Bicester Business Center Market Court, Victoria Road Bicester, Oxon OX6 7QB

tel: +44-1-869-321-622 fax: +44-1-869-241-448

#### **United States**

OPTi Inc.

8 Corporate Park, Ste. #300 Irvine, CA 92714-5117 tel: 714-838-0589 fax: 714-838-9753

#### OPTi Inc.

4400 N. Federal Highway, Ste. #120

Boca Raton, FL 33431 tel: 407-395-4555 fax: 407-395-4554

#### OPTi Inc.

20405 State Highway 249, Ste. #220 Houston, TX 77070

tel: 713-257-1856 fax: 713-257-1825

#### **REPRESENTATIVES:**

#### **United States**

#### Alabama/Mississippi

**Concord Component Reps** 190 Line Quarry Rd., Ste. #102 Madison, AL 35758

tel: 205-772-8883 fax: 205-772-8262

## California - Southern

Jones & McGeoy Sales 5100 Campus Dr., Ste. #300 Newport Beach, CA 92660

714-724-8080 fax: 714-724-8090

#### Florida

Engineered Solutions Ind., Inc. 1000 E. Atlantic Blvd., Ste. #202 Pompano Beach, FL 33060

305-784-0078 fax: 305-781-7722

#### Georgia

**Concord Component Reps** 6825 Jimmy Carter Blvd., Ste. #1303

Norcross, GA 30071 tel: 770-416-9597 fax: 770-441-0790

#### Illinois

Micro-Tex, Inc.

1870 North Roselle Rd., Ste. #107 Schaumburg, IL 60195-3100

708-885-8200 fax: 708-885-8210

#### Massachusetts

S-J Associates, Inc. 40 Mall Road, Suite 202 Burlington, MA 01803 tel: 617-272-5552 fax: 617-272-5515

#### Michigan

Jay Marketing

44752 Helm Street., Ste. A Plymouth, MI 48170 tel: 313-459-1200 fax: 313-459-1697

#### **New Jersey**

S-J Associates, Inc. 131-D Gaither Dr. Mt. Laurel, NJ 08054 609-866-1234 fax: 609-866-8627

#### **New York**

S-J Associates, Inc. 265 Sunrise Highway

Rockville Centre, NY 11570 tel: 516-536-4242 fax: 516-536-9638

#### S-J Associates. Inc. 735 Victor-Pittsford

Victor, NY 14564 tel: 716-924-1720

#### North & South Carolina

**Concord Component Reps** 10608 Dunhill Terrace Raleigh, NC 27615 919-846-3441 fax: 919-846-3401

### Ohio/W. Pennsylvania

Lyons Corp. 4812 Fredrick Rd., Ste. #101 Dayton, OH 45414

tel: 513-278-0714 fax: 513-278-3609

#### Lyons Corp.

4615 W. Streetsboro Richfield, OH 44286 tel: 216-659-9224 fax: 216-659-9227

#### Lvons Corp.

248 N. State St. Westerville, OH 43081 tel: 614-895-1447 fax: Same

Axxis Technology Marketing, Inc.

701 Brazos, Suite 500 Austin, TX 78701 512-320-9130 fax: 512-320-5730

#### Axxis Technology Marketing, Inc.

6804 Ashmont Drive Plano, TX 75023 tel: 214-491-3577 fax: 214-491-2508

#### Virginia

S-J Associates, Inc.

900 S. Washington St., Ste. #307 Falls Church, VA 22046 tel: 703-533-2233 fax: 703-533-2236

#### Wisconsin

Micro-Tex, Inc.

22660 Broadway, Ste. #4A Waukesha, WI 53186 tel: 414-542-5352 fax: 414-542-7934

### International

#### Australia

Braemac Pty. Ltd. Unit 6, 111 Moore St., Leichhardt

Sydney, 2040 Australia tel: 61-2-550-6600 fax: 61-2-550-6377

Legend Electronic Components. Ltd. Unit 413, Hong Kong Industrial

Technology Centre 72 Tat Chee Avenue Kowloon Tong, Hong Kong tel: 852-2776-7708 fax: 852-2652-2301

#### **France**

Tekelec Airtronic, France

5. Rue Carle Vernet 92315 Sevres Cedex France 33-1-46-23-24-25 fax: 33-1-45-07-21-91

#### Germany Kamaka

Rheinsrasse 22 76870 Kandel Germany

49-7275-958211 fax: 49-7275-958220

#### India

Spectra Innovation Unit S-822 Manipal Centre

47 Dickenson Road Bangalore 560-042 Kamataka, India tel: 91-80-558-8323/3977

fax: 91-80-558-6872

Ralco Components (1994) Ltd.

11 Benyamini St. 67443 Tel Aviv Israel

tel: 972-3-6954126 fax: 972-3-6951743

Woo Young Tech Co., Ltd.

5th Floor Koami Bldg 13-31 Yoido-Dong Youngduengpo-Ku Seoul, Korea 150-010 tel: 02-369-7099 fax: 02-369-7091

#### Singapore

Instep Microsolutions Pte Ltd.

629 Aljunied Road #05-15 Cititech Industrial Building Singapore 1438 65-741-7507 65-741-7530 fax: 65-741-1478

#### South America

Uniao Digital

Rua Guido Caloi

Bloco B, Piso 3 Sao Paulo-SP, CEP 05802-140 Brazil tel: 55-11-5514-3355

fax: 55-11-5514-1088

#### **Switzerland**

Datacomp AG Silbernstrasse 10

8953 Dietikon Switzerland tel: 41-1-740-5140

fax: 41-1-741-3423

### United Kingdom

Spectrum

2 Grange Mews, Station Road Launton, Bicester Oxfordshire,OX6 0DX

tel: 44-1869-325174 fax: 44-1869-325175

3 Bennet Court, Bennet Road Berkshire, RG2 0QX

UK

MMD

tel: 44 1734 313232 fax: 44 1734 313255

(7/96)

The information contained within this document is subject to change without notice. OPTi Inc. reserves the right to make changes in this manual at any time as well as in the products it describes, at any time without notice or obligation. OPTi Inc. assumes no responsibility for any errors contained within. In no event will OPTi Inc. be liable for any damages, direct, indirect, incidental or consequential resulting from any error, defect, or omission in this specification.

Copyright © 1996 by OPTi Inc. All rights reserved. OPTi is a trademark of OPTi Incorporated. All other brand and product names are trademarks or copyrights of their respective owners.

## **OPTi Inc.**

888 Tasman Drive Milpitas, CA 95035 Tel: (408) 486-8000 Fax: (408) 486-8001

WWW: http://www.opti.com/