# 8-bit Proprietary Microcontroller

### **CMOS**

# F<sup>2</sup>MC-8L MB89990 Series

# **MB89997**

#### **■ OUTLINE**

The MB89990 series microcontrollers contain various resources such as timers, external interrupts, and remote-control functions, as well as an F<sup>2</sup>MC\*-8L CPU core for low-voltage and high-speed operations. These single-chip microcontrollers are suitable for small devices such as remote controllers incorporating compact packages.


\*: F2MC stands for FUJITSU Flexible Microcontroller.

#### **■ FEATURES**

- Minimum execution time: 0.95  $\mu$ s at 4.2 MHz (Vcc = 2.7 V)
- F2MC-8L family CPU core
- Two timers
   8/16-bit timer/counter
   20-bit timebase counter

(Continued)

#### ■ PACKAGE



### (Continued)

- External interrupts
  - Edge detection (Edge selection enabled): 3 channels Low-level interrupt (Wake-up function): 8 channels
- Internal remote-control transmission frequency generator
- Low-power consumption modes
   Stop mode (Almost no current consumption occurs because oscillation stops.)
   Sleep mode (The current consumption is about 1/3 of that during normal operation because the CPU stops.)
- Packages SOP-28 and SH-DIP-28

### **■ PRODUCT LINEUP**

Part number	MB89997	MB89F	P195*1	MB89PV190*2	
Classification	Mass-produced products (mask ROM products)	One-time PR	OM product	For development and evaluation	
ROM size	(internal PF		ith general-	32 K × 8 bits (external ROM)	
RAM size	128 × 8 bits		256 ×	8 bits	
CPU functions	The number of basic Instruction bit length: Instruction length: Data bit length: Minimum execution ti Interrupt processing	me:	136 8 bits 1 to 3 bytes 1, 8, and 16 bi 0.95 µs at 4.2 8.57 µs at 4.2	MHz	
Ports	I/O port (N channel c I/O port (CMOS): Total:	ppen drain):	6 16 (13 serves 22	as resources)	
8/16-bit timer/ counter	2 channels for 8-bit timer cou $\mu$ s, and 487.6 $\mu$ s at 4.2 MHz,			(operation clock: 1.9 μs, 30.4	
External interrupt 1	3 independent channels (edge selection, interrupt vector, and interrupt source flag) Rising edge/falling edge/both edge selectability Used for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)				
External interrupt 2 (Wake-up function)	8 channels (low-level interrupt only)				
Remote-control transmission frequency generation	The pulse width and cycle are software-programmable.				

(Continued)

### (Continued)

Part number	MB89997	MB89P195*1	MB89PV190*2
Low-power consumption (standby mode)		Sleep mode and stop mode	
Process	CMOS		
Power supply voltage*3	2.2 V to 6.0 V 2.7 V to 6.0 V		
EPROM for use			MBM27C256A-20TVM

- \*1: The MB89P195 microtroller is the one-time product for the MB89190 series which can be also be used for the MB89990 series.
- \*2 : The MB89PV190 microtroller is the evaluation and development product for the MB89190 series which can be also be used for the MB89990 series.
- \*3: Varies with conditions such as operating frequencies (see "■ Electrical Characteristics.")

#### ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89997	MB89P195	MB89PV190
DIP-28P-M03	0	×	×
FPT-28P-M17	0	0	×
MQP-48C-P01	×	×	O*

○ : Available ×: Not available

\* : A socket (manufacturer: Sun Hayato Co., Ltd.) for pin pitch conversion is available. 480F-28SOP-8L: (MQP-48C-P01) → for conversion to FPT-28P-M02

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403

FAX: (81)-3-5396-9106

Note: For more information on each package, see "■ Package Dimensions."

### **■ DIFFERENCES AMONG PRODUCTS**

### 1. Memory Size

Before evaluating using the piggyback model, verify its difference from the model that will actually be used. Take particular care on the following points:

- On the MB89997, addresses 0140<sub>H</sub> to 0180<sub>H</sub> cannot be used for register banks.
- The stack area, etc., is set in the upper limit of the RAM.

### 2. Current Consumption

- In the case of MB89PV190, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, a model with an OTPROM (EPROM) will consume more current than a model with a mask ROM.

However, current consumption in the sleep/stop mode in the same. (For more information, see "■ Electrical Characteristics.")

### 3. Mask Options


Functions that can be selected as options and how to designate these options vary by model.


Before using options check "■ Mask Options."

Take particular care on the following points:

- The power-on reset option is fixed as "enabled" for MB89P195.
- Options are fixed on the MB89PV190.

### **■ PIN ASSIGNMENT**





### • Pin assignment on the package top (MB89PV190/PV190A only)

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
49	V <sub>PP</sub>	57	N.C.	65	04	73	ŌĒ
50	A12	58	A2	66	O5	74	N.C.
51	A7	59	A1	67	O6	75	A11
52	A6	60	A0	68	07	76	A9
53	A5	61	O1	69	O8	77	A8
54	A4	62	O2	70	CE	78	A13
55	А3	63	O3	71	A10	79	A14
56	N.C.	64	Vss	72	N.C.	80	Vcc

N.C.: Internally connected. Do not use.

Note: Parenthesized pin function is only for the MB89PV190A.

## **■ PIN DESCRIPTION**

Pin no.					
SOP*1, SH-DIP*2	MQFP*3	Pin name	Circuit type	Function	
7	31	X0	А	Clock oscillation pins	
8	32	X1	-		
5	29	TEST	В	Test input pin This pin is connected directly to Vss.	
6	30	RST	С	Reset I/O pin This pin consists of an N-ch open-drain output with a pull-up resistor and hysteresis input. A low level is output from this pin by internal source. The internal circuit is initialized at the input of a low level.	
24, 25, 26, 27	12, 13, 23, 24	P00/ <u>INT20</u> , P01/ <u>INT21</u> , P02/ <u>INT22</u> , P03/ <u>INT23</u>	G	General-purpose I/O ports Also serve as external interrupt input pins. External interrupt input is hysteresis input type.	
1 to 4	25 to 28	P04/ <u>INT24</u> to P07/INT27	D	General-purpose I/O ports Also serve as external interrupt input. External interrupt input is hysteresis input type.	
17	5	P30	D	General-purpose I/O port Also serves as a serial I/O clock I/O. The serial I/O clock input is hysteresis input type with a built-in noise filter.	
16	4	P31	Е	General-purpose I/O port Also serves as a serial I/O data output pin.	
15	3	P32	D	General-purpose I/O port Also serves as a serial I/O data input pin. The serial I/O data input is hysteresis input type with a built-in noise filter.	
14	2	P33/EC	D	General-purpose I/O port Also serves as an external clock input pin for the 8- bit timer/counter. External clock input of the 8-bit timer/counter is hysteresis input type with a built-in noise filter.	
13	1	P34/TO/INT10	D	General-purpose I/O port Also serves as the overflow output and external interrupt input for the 8-bit timer/counter. External interrupt input is hysteresis input type with a built-in noise filter.	
12, 11	48, 34	P35/INT11, P36/INT12	D	General-purpose I/O port Also serve as external interrupt input pins. External interrupt input is hysteresis input type with a built-in noise filter.	

\*1: FPT-28P-M17

\*2: DIP-28P-M03

\*3: MQP-48C-P01

(Continued)

## (Continued)


Pin	no.			
SOP*1, SH-DIP*2	MQFP*3	Pin name	Circuit type	Function
10	33	P37//RCO	Е	General-purpose I/O port Also serves as remote-control output pin.
18 to 21	6 to 9	P40 to P43	F	N-ch open-drain I/O ports
23	11	P45	F	N-ch open-drain type I/O port
22	10	P44	F	N-ch open-drain type I/O port
28	18	Vcc	_	Power supply pin
9	42	Vss	_	Power supply (GND) pin

\*1: FPT-28P-M17 \*2: DIP-28P-M03 \*3: MQP-48C-P01

## • External EPROM pins (MB89PV190 only)


Pin no.	Pin name	I/O	Function
49	V <sub>PP</sub>	0	"H" level output pin
79 78 50 75 71 76 77 51 52 53 54 55 58 59 60	A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1	0	Address output pins
61 62 63 65 66 67 68 69	O1 O2 O3 O4 O5 O6 O7	I	Data input pins
70	CE	0	ROM chip enable pin Outputs "H" during standby.
73	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
80	Vcc	0	EPROM power pin
64	Vss	0	Power supply (GND) pin

### **■ I/O CIRCUIT TYPE**



(Continued)

### (Continued)



### **■ HANDLING DEVICES**

### 1. Preventing Latch-up

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input or output pins other than medium-to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in "■ Electrical Characteristics" is applied between Vcc to Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to pull-up or pull-down resistor.

#### 3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

### 4. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.


#### 5. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (option selection) and release from stop mode.

### ■ PROGRAMMING TO PROM ON THE MB89P195

The MB89P195 can program data in the internal PROM using a dedicated conversion adaptor and specified general-purpose EPROM programmer.

#### 1. Memory Space



#### 2. Specified ROM Programmer Manufacturer, Model Name, and Programming in ROM

#### Recommended ROM programmer

Manufacturer	Model
ADVANTEST	R4945


#### • Programming procedure

- (1) Load program data into the ROM programmer at addresses 4000H to 7FFFH. (Addresses 0C000H to 0FFFFH in the operation mode assign to 4000H to 7FFFH in ROM programmer. See the illustration above.)
- (2) Set the data at addresses 0000H to 3FFFH of the programmer ROM in the ROM programmer, to FFH.
- (3) To set up the successive-address write mode of the ROM programmer, press the DEVICE, PROG, SET, SELECT, E and SET keys in this order.

Note: Program must be started at the address 0000<sub>H</sub>. For details, contact our Sales Division.

### 3. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcontroller program.



### 4. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature (one time PROM). For this reason, a programming yield of 100% cannot be assured at all times.

### 5. EPROM Programmer Socket Adapter and Recommended Programmer Manufacturer

Part no.			MB89P195PF
Package			SOP-28
Compatible socket ad Sun Hayato Co., Ltd.	lapter		ROM-28SOP-28DP-8L
Basammandad	Minato Electronics Inc.	MODEL 1890A (ver. 2.2) + OU-910 (ver. 4.1)	Recommended
Recommended programmer manufacturer and programmer name	Data I/O Co., Ltd.	UNISITE (ver. 5.0 or later)	
		3900 (ver. 2.8 or later)	Recommended
		2900 (ver. 3.8 or later)	

Inquiry: Sun Hayato Co., Ltd. : TEL: (81)-3-3986-0403 FAX: (81)-3-5396-9106

Minato Electronics Inc. : TEL: USA (1)-916-348-6066

JAPAN (81)-45-591-5611

Data I/O Co., Ltd.: TEL: USA/ASIA (1)-206-881-6444

EUROPE (49)-8-985-8580

### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

#### 1. EPROM for Use

MBM27C256A-20TVM

### 2. Programming Socket Adapter


To program to the EPROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-S

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403

FAX: (81)-3-5396-9106


### 3. Memory Space



### 4. Programming to the EPROM

- (1) Set the EPROM programmer to MBM27C256A.
- (2) Load program data into the EPROM programmer at 0006H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


### **■ BLOCK DIAGRAM**



### **■ CPU CORE**

### 1. Memory Space

The microcontrollers of MB89990 series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provide immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end of I/O area, that is, near the highest address. Provide the tables of interrupt reset vectors, and vector call instructions toward the highest address within the program area. The memory space of the MB89990 series is structured below:



### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit-long register for indicating the instruction storage positions

Accumulator (A): A 16-bit-long temporary register for storing arithmetic operations, etc. When the

instruction is an 8-bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit-long register which performs arithmetic operations with the accumulator.

When the instruction is an 18-bit data processing instruction, the lower byte is


used.

Index register (IX): A 16-bit-long register for index modification


Extra pointer (EP): A 16-bit-long pointer for indicating a memory address

Stack pointer (SP): A 16-bit-long register for indicating a stack area

Program status (PS): A 16-bit-long register for storing a register pointer, a condition code




The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR) (see the diagram below).



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

### • Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the rest.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1	<b>I</b>	<b>†</b>
1	0	2	
1	1	3	Low

N-flag: Set to '1' if the MSB becomes 1 as the result of an arithmetic operation. Cleared to '0' when the bit is cleared to '0'.

Z-flag: Set to '1' when an arithmetic operation results in 0. Cleared otherwise.

V-flag: Set to '1' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.

C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise.


Set the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit-long register for storing data

The general-purpose registers are 8 bits and located in register banks of the memory. One bank contains eight registers and up to a total of 16 banks can be used on the MB89957 (RAM  $128 \times 8$  bits). The bank currently in use is indicated by the register bank pointer. (RP)

Note: The number of register banks that can be used varies with the RAM size.



## ■ I/O MAP

Address	Read/write	Register name	Register description	
00н	(R/W)	PDR0	Port 0 data register	
01н	(W)	DDR0	Port 0 data direction register	
02н to 07н		Vacancy		
08н	(R/W)	STBC	Standby control register	
09н	(R/W)	WDTC	Watchdog timer control register	
ОАн	(R/W)	TBTC	Timebase timer control register	
0Вн			Vacancy	
0Сн	(R/W)	PDR3	Port 3 data register	
0Dн	(W)	DDR3	Port 3 data direction register	
0Ен	(R/W)	PDR4	Port 4 data register	
0Fн to 13н			Vacancy	
14н	(R/W)	RCR1	Remote-control register 1	
15н	(R/W)	RCR2	Remote-control register 2	
16н			Vacancy	
17н			Vacancy	
18н	(R/W)	T2CR	Timer 2 control register	
19н	(R/W)	T1CR	Timer 1 control register	
1Ан	(R/W)	T2DR	Timer 2 data register	
1Вн	(R/W)	T1DR	Timer 1 data register	
1Сн to 22н			Vacancy	
23н	(R/W)	EIC1	External interrupt control register 1	
24н	(R/W)	EIC2	External interrupt control register 2	
25н to 31н			Vacancy	
32н	(R/W)	EIE2	External interrupt 2 enable register	
33н	(R/W)	EIF2	External interrupt 2 flag register	
34н to 7Вн		Vacancy		
7Сн	(W)	ILR1	Interrupt level register 1	
7Dн	(W)	ILR2	Interrupt level register 2	
7Ен	(W)	ILR3 Interrupt level register 3		
7F <sub>H</sub>			Vacancy	

Note: Do not use vacancies.

### **■ ELECTRICAL CHARACTERISTICS**

## 1. Absolute Maximum Rating

(Vss = 0.0 V)

Danamatan	Complete	Va	lue	110:4	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc	Vss - 0.3	Vss + 7.0	V	
EPROM program voltage	VPP	Vss-0.3	Vss + 13.0	V	Applicable to TEST pin of MB89P195.
Input voltage	Vı	Vss-0.3	Vcc + 0.3	V	
Output voltage	Vo	Vss - 0.3	Vcc + 0.3	V	
"L" level maximum output	l <sub>OL1</sub>	_	10	mA	Except P33 and P34
current	l <sub>OL2</sub>	_	20	mA	P33, P34
"L" level average output current	lolav1	_	4	mA	Except P33 and P34 Average value (operating current × operation rate)
L level average output current	lolav2	_	8	mA	P33 and P34 Average value (operating current × operation rate)
"L" level total average output current	ΣΙοιαν	_	20	mA	Average value (operating current × operation rate)
"L" level maximum total output current	ΣΙοι		-100	mA	
"H" level maximum output	<b>І</b> он1	_	-10	mA	Except P33, P34, and P37
current	<b>І</b> ОН2		-20	mA	P33, P34, P37
"H" level average output	<b>Г</b> онаv1	_	-2	mA	Except P33, P34, and P37 Average value (operating current × operation rate)
current	loнav2		-4	mA	Except P33, P34, and P37 Average value (operating current × operation rate)
"H" level total average output current	ΣΙοнαν		-10	mA	Average value (operating current × operation rate)
"H" level total maximum output current	ΣІон	_	-30	mA	
Power consumption	PD	_	200	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
Farameter	Symbol	Min.	Max.	Oilit	Remarks
		2.2*	6.0*	V	Normal operation assurance range* MB89997
Power supply voltage	Vcc	2.7*	6.0*	V	Normal operation assurance range* MB89P195
		1.5	6.0	V	Retains the RAM state in stop mode
Operating temperature	TA	-40	+85	°C	

\*: The guaranteed normal operation range varies depending on the operation frequency and the guaranteed analog operation range. See Figure 1.




Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/Fc.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## 3. DC Characteristics

 $(Vcc = +5.0 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

				( VCC = +3.	Value	- 0.0 V, TA		°C to +85°C)
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level	ViH	P00 to P07, P30 to P37, TEST	_	0.7 Vcc	_	Vcc+0.3	V	
input voltage	Vihs	RST, INT10 to INT12, EC, INT20 to INT27	_	0.8 Vcc	_	Vcc+0.3	V	
"L" level	VIL	P00 to P03, P33 to P36, TEST	_	Vss - 0.3	_	0.3 Vcc	V	
input voltage	VILS	RST, INT10 to INT12, EC, INT 20 to INT27	_	Vss-0.3	_	0.2 Vcc	V	
Open-drain output pin application voltage	VD	P40 to P44	_	Vss-0.3	_	Vss + 0.3	V	
"H" level	V <sub>OH1</sub>	P00 to P07, P30 to P32, P35, P36	Iон = −2.0 mA	4.0	_	_	V	
output voltage	V <sub>OH2</sub>	P33, P34	$I_{OH} = -4.0 \text{ mA}$	4.0	_	_	V	
	Vонз	P37	Iон = -4.0 mA	4.0	_	_	V	
"L" level	V <sub>OL1</sub>	P00 to P07, P30 to P32, P35 to P37	IoL = 4.0 mA	_	_	0.4	V	
output voltage	V <sub>OL2</sub>	RST	IoL = 4.0 mA	_	_	0.4	V	
	V <sub>OL3</sub>	P33, P34	IoL = 12 mA	_	_	0.4	V	
	V <sub>OL4</sub>	P40 to P45	IoL = 8 mA	_	_	0.4	V	
Input leakage current (Hi-z output leakage current)	ILI1	P00 to P07, P30 to P37, TEST	0.45 V < Vı < Vcc	_	_	±5	μΑ	Without pull-up resistor
Open-drain output leakage current (Off state)	I <sub>LD1</sub>	P40 to P45	0.45 V < V <sub>I</sub> < V <sub>CC</sub>	_	_	±5	μΑ	Without pull-up resistor
Pull-up resistance	Rpull	P00 to P07, P30 to P37, P40 to P45, RST	Vı = 0.0 V	25	50	100	kΩ	

(Continued)

### (Continued)

 $(Vcc = 5.0 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Din namo	Pin name Condition		Value		Unit	Remarks
rarameter	Syllibol	rin name Condition		Min.	Тур.	Max.	Oilit	
	Icc		Fc = 4.2 MHz	_	5	10	mA	MB89997
Power supply	ICC	Vcc		_	7	12	mA	MB89P195
voltage*	Iccs		Fc = 4.2 MHz	_	3	7	mA	Sleep mode
	Іссн		T <sub>A</sub> = +25 °C	_	_	1	μΑ	Stop mode
Input capacitance	Cin	Except AVR, AVss, Vcc, and Vss	f = 1 MHz	_	10	_	pF	

<sup>\* :</sup> For the MB89PV190, the current consumption of a connected EPROM and ICE is not included. The mesurement condition of the power supply current are set as Vcc = 5.0 V with an external clock.


### 4. AC Characteristics

### (1) Reset Timing

 $(Vcc = +5.0 V\pm 10\%, Vss = 0.0 V, TA = -40°C to +85°C)$ 

Parameter	Symbol	Symbol Condition		ue	Unit	Remarks
Farameter	Gyillboi	Condition	Min.	Max.	Oilit	Remarks
RST "L" pulse width	<b>t</b> zlzh	_	16 <b>t</b> HCYL	_	ns	

Note: txcyL is the oscillation period (1/Fc) input to the X0 pin.




### (2) Power-on Reset

 $(Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Condition	Value		Value		Value		Value		Value		Value		Value		Value		Value		Value		Value		Value		Value		Value		Value		Value		Value		Value		Value		Unit	Remarks
raiailletei	Syllibol	Condition	Min.	Max.	Onne	iveillai ka																																				
Power supply rising time	<b>t</b> R		_	50	ms																																					
Power supply cut-off time	toff		1		ms	Due to repeated operations																																				

Note: Make sure that power supply rises within the selected oscillation stabilization time.

If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




## (3) Clock Timing


 $(Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Daramatar	Parameter Symbol Pin name		Condition	Value		Unit	Remarks
Parameter			name Condition		Max.	Unit	Remarks
Clock frequency	Fc	X0, X1	_	1	4.2	MHz	
Clock cycle time	txcyL	X0, X1	_	238	1000	ns	
Input clock pulse width	Pwh PwL	X0	_	20	_	ns	External clock
Input clock pulse risilng/falling time	tcr tcr	X0	_	_	10	ns	External clock

## • Timings Conditions



## • Clock Configurations



## (4) Instruction Cycle

 $(Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	<b>t</b> inst	4/Fc	μs	$t_{inst} = 0.95 \ \mu s$ when operating at $F_C = 4.2 \ MHz$

### (5) Peripheral Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Parameter	Symbol	Pin name	Val	ue	Unit	Remarks
Farameter	Syllibol	Fili liallie	Min.	Max.	Onit	Nemarks
Peripheral input "H" pulse width 1	tılıH1	EC, INT10 to INT12,	2 tinst*	_	μs	
Peripheral input "L" pulse width 1	t <sub>IHIL1</sub>	INT20 to INT27	2 tinst*	_	μs	

\*: For information on tinst, see "(4) Instruction Cycles."




 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ 

Parameter	Symbol Pin name			Value	Unit	Remarks	
Parameter	Symbol	riii iiaili <del>e</del>	Min.	Тур.	Max.	Oilit	Remarks
Peripheral input "H" noise limit width	tihnc	EC, INT10 to INT12	7	15	23	ns	
Peripheral input "L" noise limit width	tilnc	EC, INT10 to INT12, INT20 to INT27	7	15	23	ns	




### **■ EXAMPLE CHARACTERISTICS**

### (1) "L" Level Output Voltage




#### (2) "H" Level Output Voltage




# (3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)


# (4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)



### (5) Power Supply Current (External Clock)



### (3) Pull-up Resistance



## **■ INSTRUCTIONS**

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation for instructions.

**Table 1 Instruction Symbols** 

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

### (Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

### Columns indicate the following:

Mnemonic: Assembler notation of an instruction

~: The number of instructions

#: The number of bytes

Operation: Operation of an instruction

TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in

the column indicate the following:

• "-" indicates no change.

• dH is the 8 upper bits of operation description data.

• AL and AH must become the contents of AL and AH prior to the instruction executed.

• 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column,

the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to

the following rule:

Example: 48 to 4F ← This indicates 48, 49, ... 4F.

**Table 2** Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	АН	NZVC	OP code
MOV dir,A	3	2	(dir) ← (A)	1	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	( (EP) ) ← (A)	_	_	_		47
MOV Ri,A	3	1	(Ri) ← (A)	_	_	_		48 to 4F
MOV A,#d8	2	2	(A) ← d8	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow (A)$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dir) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	((IX) +off) ← d8	_	_	_		86
MOV @EP,#d8	4	2	((EP)) ← d8	_	_	_		87
MOV Ri,#d8	4	2	((Ei)	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_				D6
WOVW WIX FOIL,A	3		$((IX) + OII) \leftarrow (AII),$ $((IX) + off + 1) \leftarrow (AL)$	_	_	_		D0
MOV/M/ over A	_	2						D4
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	-	_	_		D4 D7
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	_	_		
MOVW EP,A	2	1	(EP) ← (A)	_	_	_		E3
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	AH	dH	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
	_		$(AL) \leftarrow ((IX) + off + 1)$					
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$	AL	AH	dH	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	C7
MOVW A,EP	2	1	(A) ← (EP)	_	_	dH		F3
MOVW EP,#d16	3	3	(EP) ← d16	_	_	_		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	_		E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH		F2
MOVW SP,A	2	1	$(SP) \leftarrow (A)$	_	_	_		E1
MOVW A,SP	2	1	(A) ← (SP)	_	_	dΗ		F1
MOV @A,T	3	1	$((A)) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	(IX) ← d16	_	_	_		E6
MOVW A,PS	2	1	(A) ← (PS)	_	_	dΗ		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	(dir): b ← 1	_	_	_		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 0$	_	_	_		A0 to A7
XCH A,T	2	1	(AL) ↔ (TL)	AL	_	_		42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	АН	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_	_	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	_	_	dH		F0
IVIOV VV A,I O	_	'	$(i,i) \leftarrow (i,0)$		_	uii		10

<sup>Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics</sup> are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

 Table 3
 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	АН	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	_	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	_	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_	<u> </u>	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	_	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	_	_	_	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	_	_	_	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_	-11.1	++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	_	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	++++	32
INC Ri	4	1	(Ri) ← (Ri) + 1	_	_	_	+++-	C8 to CF
INCW EP	3	1	(EP) ← (EP) + 1	_	_	_		C3
INCW IX	3 3	1	$(IX) \leftarrow (IX) + 1$	_	_	-		C2
INCW A DEC Ri	3 4	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	C0 D8 toDF
DEC KI	3	1	$(Ri) \leftarrow (Ri) - 1$	_	_	_	+++-	
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	_	_	_		D3 D2
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	_	_	dH		D2 D0
MULU A	3 19	1	$(A) \leftarrow (A) - 1$	_	_	dH	++	01
DIVU A	21	1	$(A) \leftarrow (AL) \times (TL)$ $(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (1) \land (AL), \text{NIOD} \rightarrow (1)$ $(A) \leftarrow (A) \land (T)$	- UL	_	dH	+ + R -	63
ORW A	3	1	$(A) \leftarrow (A) \land (T)$ $(A) \leftarrow (A) \lor (T)$	_	_	dH	++R-	73
XORW A	3	1	$(A) \leftarrow (A) \lor (T)$ $(A) \leftarrow (A) \lor (T)$	_	_	dH	++R-	53
CMP A	2	i	$(A) \leftarrow (A) \lor (1)$ (TL) - (AL)		_	_	++++	12
CMPW A	3	1	(T) - (AL)	_	_	_	++++	13
RORC A	2	1	, , , , ,	_	_	_	++-+	03
NONO /	_	'	$\rightarrow$ C $\rightarrow$ A $\square$					00
ROLC A	2	1	$C \leftarrow A \leftarrow$	_	_	_	++-+	02
CMP A,#d8	2	2	(A) -d8	_	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	_	_	_	++++	15
CMP A,@EP	3	1	(A) – ( (EP) )	_	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	_	_	++++	16
CMP A,Ri	3	1	(A) – (Ri)	_	_	_	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	++++	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \ \forall \ (TL)$	_	_	_	++R-	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	_	_	_	++R-	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	_	_	_	+ + R -	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	_	_	_	+ + R -	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \ \forall \ (IX) + off)$	_	_	_	+ + R -	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Bi)$	_	_	_	+ + R -	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \wedge (TL)$	_	_	_	+ + R -	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \wedge (BL)$	_	_	_	+ + R -	64
AND A,dir	3	2	$(A) \leftarrow (AL) \wedge (dir)$	_	_	_	+ + R -	65
	•	_	( , . ( , ( )					

(Continued)

## (Continued)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	-	-	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	_	++++	95
CMP @EP,#d8	4	2	( (EP) ) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	( (IX) +off) – d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	(SP) ← (SP) + 1	_	_	_		C1
DECW SP	3	1	(SP) ← (SP) – 1	_	_	_		D1

### Table 4 Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If $Z = 1$ then $PC \leftarrow PC + rel$	-	-	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then $PC \leftarrow PC + rel$	_	_	_		FC
BC/BLO rel	3	2	If $C = 1$ then $PC \leftarrow PC + rel$	_	_	_		F9
BNC/BHS rel	3	2	If $C = 0$ then $PC \leftarrow PC + rel$	_	_	_		F8
BN rel	3	2	If N = 1 then PC $\leftarrow$ PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC $\leftarrow$ PC + rel	_	_	_		FA
BLT rel	3	2	If $V \forall N= 1$ then $PC \leftarrow PC + rel$	_	_	_		FF
BGE rel	3	2	If $V \forall N=0$ then $PC \leftarrow PC + rel$	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b)= 0 then PC $\leftarrow$ PC + rel	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b)= 1 then PC $\leftarrow$ PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	(PC) ← (A)	_	_	_		E0
JMP ext	3	3	(PC) ← ext	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dΗ		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	_	_	_	Restore	30

## Table 5 Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		_	_	_		90

## **■ INSTRUCTION MAP**

	> 0	> <u>~</u>	W, X	> <u>U</u> .	> 0	> ~	A,IX	>	<u>e</u>	<u>e</u>	<u>e</u>	ē	ē	<u>e</u>	<u>e</u>	<u>e</u>
ь	MOVW A,PC	MOVW A,SP	Θ W	MOVW A,EP	XCHW A,PC	XCHW A,SP	X	XCHW A,EP	BNC	BC	ВР	BN	BNZ	BZ	BGE	BLT
ш	JMP @A	MOVW SP,A	MOVW IX,A	MOVW EP,A	MOVW A,#d16	MOVW SP,#d16	MOVW IX,#d16	MOVW EP,#d16	CALLV #0	CALLV #1	CALLV #2	CALLV #3	CALLV #4	CALLV #5	CALLV #6	CALLV #7
۵	DECW	DECW	DECW	DECW	MOVW ext,A	MOVW dir,A	MOVW @IX+d,A	MOVW @EP,A	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
ပ	INCW A	INCW SP	INCW	INCW	MOVW A,ext	MOVW A,dir	MOVW A,@IX+d	MOVW A,@EP	INC R0	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
a	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2,rel	BBC dir: 3,rel	BBC dir: 4,rel	BBC dir: 5,rel	BBC dir: 6,rel	BBC dir: 7,rel	BBS dir: 0,rel	BBS dir: 1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6,rel	BBS dir: 7,rel
4	CLRB dir: 0	CLRB dir: 1	CLRB dir: 2	CLRB dir: 3	CLRB dir: 4	CLRB dir: 5	CLRB dir: 6	CLRB dir: 7	SETB dir: 0	SETB dir: 1	SETB dir: 2	SETB dir: 3	SETB dir: 4	SETB dir: 5	SETB dir: 6	SETB dir: 7
6	SETI	SETC	MOV A,@A	MOVW A,@A	DAS	CMP dir,#d8	CMP @IX +d,#d8	CMP @EP;#d8	CMP R0,#d8	CMP R1,#d8	CMP R2,#d8	CMP R3,#d8	CMP R4,#d8	CMP R5,#d8	CMP R6,#d8	CMP R7,#d8
8	CLRI	CLRC	MOV @A,T	MOVW @A,T	DAA	MOV dir,#d8	MOV @IX+d#d8	MOV @EP#d8	MOV R0,#d8	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	MOV R4,#d8	MOV R5,#d8	MOV R6,#d8	MOV R7,#d8
7	MOVW A,PS	MOVW PS,A	OR A	ORW A	OR A,#d8	OR A,dir	OR A,@IX+d	OR A,@EP	OR A,R0	OR A,R1	OR A,R2	OR A,R3	OR A,R4	OR A,R5	OR A,R6	OR A,R7
9	MOV A,ext	MOV ext,A	AND A	ANDW A	AND A,#d8	AND A,dir	AND A,@IX+d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND A,R7
2	POPW A	POPW IX	XOR	XORW	XOR A,#d8	XOR A,dir	XOR A@,IX+d	XOR A,@EP	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	XOR A,R4	XOR A,R5	XOR A,R6	XOR A,R7
4	PUSHW A	PUSHW IX	XCH A, T	XCHW A, T		MOV dir,A	MOV @IX+d,A	MOV @EP,A	MOV R0,A	MOV R1,A	MOV R2,A	MOV R3,A	MOV R4,A	MOV R5,A	MOV R6,A	MOV R7,A
က	RETI	CALL addr16	SUBC	SUBCW	SUBC A,#d8	SUBC A,dir	SUBC A,@IX+d	SUBC A,@EP	SUBC A,R0	SUBC A,R1	SUBC A,R2	SUBC A,R3	SUBC A,R4	SUBC A,R5	SUBC A,R6	SUBC A,R7
2	RET	JMP addr16	ADDC	ADDCW A	ADDC A,#d8	ADDC A,dir	ADDC A,@IX+d	ADDC A,@EP	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC A,R7
-	SWAP	DIVU	CMP A	CMPW A	CMP A,#d8	CMP A,dir	CMP A,@IX+d	CMP A,@EP	CMP A,R0	CMP A,R1	CMP A,R2	CMP A,R3	CMP A,R4	CMP A,R5	CMP A,R6	CMP A,R7
0	NOP	MULU	ROLC	RORC A	MOV A,#d8	MOV A,dir	MOV A,@IX+d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
H/J	0	-	2	က	4	2	9	7	8	6	∢	ω	ပ	٥	ш	ш
V		1	1			1	1	1	1		1	1	1	1	1	

### **■ MASK OPTION LIST**

	Part number MB89997				MB89P195		MB89PV190
No.	Specifying	Specifying procedure Specify ordering n		-101*²	Specify when ordering masking	<b>-201</b> *2	Fixed
1	Port pull-up resistors P00 to P07 P30 to P37 P40 to P45		Selectable by pin	None	Selectable by pin	None	Not available
2	Power-on reset selection Power-on reset provided No power-on reset		Selectable	Enabled	Enabled	Enabled	Enabled
3	2 <sup>16</sup> /Fc (Appr	wait time 1)*1 20x. 62.4 ms) 20x. 15.6 ms) 20x. 0.98 ms)	Selectable	Fixed to 216/Fc	Selectable	Fixed to 2 <sup>16</sup> /Fc	Fixed to 2 <sup>16</sup> /Fc
4	Reset pin output Reset output provided No reset output		set output provided Selectable Enabled Select		Selectable	Enabled	Output enabled
5	Oscillation type of clock 1 Crystal and ceramic oscillators 2 CR		Selectable	"1" only	Selectable	"1" only	"1" only


<sup>\*1:</sup> The oscillation stabilization delay time is generated by dividing the original clock oscillation. The time described in this item should be used as a guideline since the oscillation cycle is unstable immediately after oscillation starts. "Fc" indicates the original oscillation frequency.


<sup>\*2: -101</sup> is provided respectively for the MB89P195 OTP versions as the standard product.


## **■** ORDERING INFORMATION

Part number	Package	Remarks
MB89997PF MB89P195PF-101	28-pin Plastic SOP (FPT-28P-M17)	
MB89997P-SH	28-pin Plastic SH-DIP (DIP-28C-M03)	
MB89PV190CF	48-pin Ceramic MQFP (MQP-48C-P01)	

### **■ PACKAGE DIMENSIONS**







# **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F9710 © FUJITSU LIMITED Printed in Japan