



## P-Channel 30-V (D-S) MOSFET


PRODUCT SUMMARY		
$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
-30	0.015 @ $V_{GS} = -10$ V	-8
	0.024 @ $V_{GS} = -4.5$ V	-6.4

### FEATURES


- TrenchFET® Power MOSFET

### APPLICATIONS

- Battery Switch
- Load Switch



Ordering Information: Si6441DQ-T1



P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)					
Parameter		Symbol	10 secs	Steady State	Unit
Drain-Source Voltage		$V_{DS}$	-30		V
Gate-Source Voltage		$V_{GS}$	$\pm 20$		
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ ) <sup>a</sup>	$T_A = 25^\circ\text{C}$	$I_D$	-8	-6.3	A
	$T_A = 70^\circ\text{C}$		-6.4	-5.0	
Pulsed Drain Current (10 $\mu\text{s}$ Pulse Width)		$I_{DM}$	-30		
Continuous Source Current (Diode Conduction) <sup>a</sup>		$I_S$	-1.6	-01.0	W
Maximum Power Dissipation <sup>a</sup>	$T_A = 25^\circ\text{C}$	$P_D$	1.75	1.08	
	$T_A = 70^\circ\text{C}$		1.14	0.69	
Operating Junction and Storage Temperature Range		$T_J, T_{stg}$	-55 to 150		$^\circ\text{C}$

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a</sup>	$t \leq 10$ sec	$R_{thJA}$	55	70	$^\circ\text{C/W}$
	Steady State		95	115	
Maximum Junction-to-Foot	Steady State	$R_{thJF}$	38	50	

Notes



a. Surface Mounted on 1" x 1" FR4 Board.

**SPECIFICATIONS (T<sub>J</sub> = 25 °C UNLESS OTHERWISE NOTED)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	-1		-3	V
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -24 V, V <sub>GS</sub> = 0 V			-1	μA
		V <sub>DS</sub> = -24 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			-10	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> -5 V, V <sub>GS</sub> = -10 V	-20			A
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -8 A		0.012	0.015	Ω
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -6.4 A		0.019	0.024	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = -15 V, I <sub>D</sub> = -8 A		25		S
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = -1.6 A, V <sub>GS</sub> = 0 V		-0.75	-1.1	V
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = -15 V, V <sub>GS</sub> = -5 V, I <sub>D</sub> = -8 A		27	40	nC
Gate-Source Charge	Q <sub>gs</sub>			7.0		
Gate-Drain Charge	Q <sub>gd</sub>			12.8		
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = -15 V, R <sub>L</sub> = 15 Ω I <sub>D</sub> ≅ -1 A, V <sub>GEN</sub> = -10 V, R <sub>G</sub> = 6 Ω		15	25	ns
Rise Time	t <sub>r</sub>			13	25	
Turn-Off Delay Time	t <sub>d(off)</sub>			95	150	
Fall Time	t <sub>f</sub>			56	90	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = -1.6 A, di/dt = 100 A/μs		60	100	







## Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.  
b. Guaranteed by design, not subject to production testing.





**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**



**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**



**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**





**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

