



LVDS Mux/Repeater

Features

- Meets or Exceeds the Requirements of ANSI TIA/ EIA-644-1995
- Designed for Signaling Rates up to 650 Mbit/s (325 MHz)
- Operates from a 3.3V Supply: -40°C to +85°C
- Low Voltage Differential Signaling with Output Voltages of±350mV into:
 - -100 Ohm load (PI90LV022)
 - -50 Ohm load Bus LVDS Signaling (PI90LVB022)
- Accepts ±350mV differential inputs
- Wide common mode input voltage range: 0.2V to 2.7V
- Output drivers are high impedance when disabled or when V_{CC}≤1.5V
- · Inputs are open, short, and terminated fail safe
- Propagation Delay Time: 3.5ns
- ESD protection is 10kV on bus pins
- Bus Pins are High Impedance when disabled or with V_{CC} less than 1.5V
- TTL Inputs are 5V I/O Tolerant
- Power Dissipation at 400Mbit/s less than 150mW
- Industrial temperature rating
- Packaging (Pb-free & Green available):
 - -16-pin SOIC (W)
 - 16-pin TSSOP(L)


Description

The PI90LV022 and PI90LVB022 are differential line drivers and receivers that use Low Voltage Differential Signaling (LVDS) to achieve signaling rates as high as 650 Mbps. The receiver outputs can be switched to either or both drivers through the multiplexer control signals S0 and S1. This allows the flexibility to perform splitter or signal routing functions with a single device.

The LVDS standard provides a minimum differential output voltage magnitude of 247mV into a 100 Ohm load and receipt of 100mV DC signals with up to 1V of ground potential difference between a transmitter and receiver. The PI90LVB022 doubles the output drive current to achieve Bus LVDS signaling levels with a 50 Ohm load. A doubly terminated Bus LVDS line enables multi-point configurations. Switching between channels does not create false transitions on the outputs.

The intended application of these devices and signaling technique is for both point-to-point base-band (PI90LV022) and multipoint (PI90LVB022) data transmissions over controlled impedance media.

Block Diagram



Pin Configuration






Table 1. MUX Truth Table

INPUT		OUT	FUNCTION	
S1	S0	1Y/1Z	2Y/2Z	FUNCTION
0	0	1A/1B	1A/1B	Splitter
0	1	2A/2B	2A/2B	Splitter
1	0	1A/1B	2A/2B	Router
1	1	2A/2B	1A/1B	Router

Note: Setting nDE to 0 will set Ouput nY/nZ to High Impedance.




Figure 1. Possible Signal Routing



Absolute Maximum Ratings Over Operating Free-Air Temperature[†]

Supply Voltage Range, V _{CC} ⁽¹⁾ –0.5V to 4V
Voltage Range (DE, S0, S1) ———————————————————————————————————
Input Voltage Range, V_{I} (A or B)0.5V to V_{CC} + 0.5V
Electrostatic Discharge: A, B, Y, Z, and GND ⁽²⁾
All Pins
Storage Temperature Range ——65°C to 150°C
Lead Temperature 1, 6 mm (1/16 inch) from case for 10 seconds

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to Absolute-Maximum-Rated conditions for extended periods may affect device reliability.

Notes:

- 1. All voltage values, except differential I/O bus voltages, are with respect to ground terminal.
- 2. Tested in accordance with MIL-STD-883C Method 3015.7

Recommended Operating Conditions

		Min.	Nom.	Max.	Units
Supply Voltage, V _{CC}			3.3	3.6	
High-Level Input Voltage, V _{IH} S0, S1, 1DE, 2DE					
Low-Level Input Voltage, V _{IL} S0, S1, 1DE, 2DE				0.8	
Magnitude of Differential Input Voltage V _{ID}				0.6	V
Common-Mode input Voltage, V _{IC} (see Figure 2)				$2.4 - \frac{ V_{\rm ID} }{2}$	
				V _{CC} -0.8	
Operating free-air temperature, T _A				85	°C






Figure 2. Common-Mode Input Voltage vs. Differential Voltage

Receiver Electrical Characteristics Over Recommended Operating Conditions (unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Тур.(1)	Max.	Units
V _{ITH+}	Positive-going differential input voltage threshold	Var 1 2V			100	Van V
V _{ITH} _	Negative-going differential input voltage threshold	$V_{CM} = 1.2V$	-100			mV
7	Liver to a prince to the control of	$V_{\rm I} = 0V$	-2		-20	
I_{I}	Input current (A or B inputs)	$V_{\rm I} = 2.4 V$	-1.2			μΑ
I _I (OFF)	Power-off input current (A or B inputs)	$V_{CC} = 0V$			20	



Receiver/Driver Electrical Characteristics Over Recommended Operating Conditions (unless otherwise noted)

Symbol	Parameter		Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Units
V _{OD}	Differential output voltage magnitude				247	440	590	
ΔV_{OD}	Change in differential output voltage magnitude between logic states		$R_L = 100 \text{ Ohm}$ See Fig. 3 (LV022)	-50		50	mV	
V _{OC(SS)}	Steady-state common-mode	output voltage			1.125		1.375	V
$\Delta V_{OC(SS)}$	Change in steady-state commo voltage between logic		$R_{L} = 50 \text{ Ohm}$ $(LVB022)$	See Fig. 4	-50	3	50	mV
V _{OC(PP)}	Peak-to-peak common-mode	output voltage					150	
			No Lo	ad		8	12	
I _{CC}	Sunnky ourrant			n (LV022)		13	20	
ICC	Supply current		R _L = 50 Ohm (LVB022)			21	27	mA
			Both Channels Disabled			3	6	
Tex	High lavel input current	DE	$V_{IH} = 5$				40	nA
I_{H}	High-level input current	S0, S1	S1 VIH - 3	3			-3	μА
T	Low-level input current	DE	$V_{\rm IL} = 0.8 V$			-20	nA	
I_{IL}		S0, S1	V IL — 0.8 V				10	μА
			V_{OY} or $V_{OZ} = 0V$,				-10	- mA
т			$V_{\rm OD} = 0V \text{ (LV022)}$			-10		
I _{OS}	Short-circuit output o	Short-circuit output current		V_{OY} or $V_{OZ} = 0V$,			-10	
		$V_{OD} = 0V \text{ (LVB022)}$				-10		
_	High-Impedence output current		$V_{\rm OD} = 60$	00mV		1.5	±25	
I _{OZ}			$V_{\rm O} = 0 V_{\rm O}$	or V _{CC}		1.5	±25	nA
I _{O(OFF)}	Power-off output current		$V_{CC} = 0V, V$	O = 3.6V		1.5	±40	
C	Input capacitance					3		Г
C _{IN}			S0, S1, 1DE, 2DE			8		pF

Note

1. All typical values are at 25°C and with a 3.3 supply



Differential Receiver to Driver Switching Characteristics Over Recommended Operating Conditions (unless otherwise noted)

Symbol	Para	Test Conditions	Min.	Тур.(1)	Max.	Units	
t _{PLH}	Differential propagation delay, low-to-high				4.0	6.0	
t _{PHL}	Differential propagation delay,	high-to-low			4.0	6.0	
t _{sk(p)}	Pulse skew (t _{PHL} - t _{PLH})		G 10 F		0.2	_	
t _r	Transition, low-to-high	PI90LV022	$C_L = 10 \text{pF}$ (See Fig. 5)		0.9	1.5	
t _r	Transition, low-to-high	PI90LVB022		, ,	0.6	1.3	
t_{f}	Transition, high-to-low	PI90LV022			0.8	1.5	ns
t_{f}	Transition, high-to-low	PI90LVB022			0.5	1.3	
t _{PHZ}	Propagation delay time, high-l			4.0	10		
t _{PLZ}	Propagation delay time, low-le	(G E: ()		4.3	10		
tpZH	Propagation delay time, high-i	(See Fig. 6)		3.0	10		
t _{PZL}	Propagation delay time, high-i			2.0	10		
t _{PHL_} R1_Dx					95		
t _{PLH} _R1_Dx	Channel-to-channel skew,			95			
t _{PHL} _R2_Dx	receiver to driver ⁽²⁾			95		ps	
t _{PLH} _R2_Dx				95			

Notes:

- 1. All typical values are at 25°C and with a 3.3 supply.
- 2. These parametric values are measured over supply voltage and temperature ranges recommended for the device.



Parameter Measurement Information




Figure 3. Test Circuit and Voltage Definitions for the Differential Output Signal




Figure 4. Test Circuit and Definitions for the Driver Common-Mode Output Voltage

7 PS8488B 09/28/04






Figure 5. Differential Receiver to Driver Propagation Delay and Driver Transition Time Waveforms







Figure 6. Enable and Disable Timing Circuit

9

PS8488B 09/28/04




Typical Characteristics






Packaging Mechanical: 16-Pin SOIC (W)



Packaging Mechanical: 16-Pin TSSOP(L)





Ordering Information

Ordering Code	Package Code	Package Description
PI90LV022W	W	16-pin 150-mil SOIC
PI90LV022WE	W	Pb-free & Green, 16-pin 150-mil SOIC
PI90LV022L	L	16-pin 173-mil TSSOP
PI90LV022LE	L	Pb-free & Green, 16-pin 173-mil TSSOP
PI90LVB022W	W	16-pin 150-mil SOIC
PI90LVB022WE	W	Pb-free & Green, 16-pin 150-mil SOIC
PI90LVB022L	L	16-pin 173-mil TSSOP
PI90LV0B22LE	L	Pb-free & Green, 16-pin 173-mil TSSOP

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/