FLASH MEMORY

MT28F160C3

Low Voltage, Extended Temperature

FEATURES

• Thirty-nine erase blocks:

Eight 4K-word parameter blocks

Thirty-one 32K-word main memory blocks

Vcc, VccQ and Vpp voltages:

2.7V-3.3V Vcc

2.7V-3.3V VccQ*

1.65V-3.3V and 12V VPP

· Address access times:

90ns, 110ns at 2.7V-3.3V

Low power consumption:

Standby and deep power-down mode < 1µA (typical Icc)

Automatic power saving feature (APS mode)

- Enhanced WRITE/ERASE SUSPEND (1µs typical)
- 128-bit OTP area for security purposes
- Industry-standard command set compatibility
- Software/hardware block protection

OPTIONS	NUMBER
• Timing 90ns access 110ns access	-9 -11
• Boot Block Starting Address Top (FFFFFH) Bottom (00000H)	T B
• Package 46-ball FBGA (6 x 8 ball grid)	FD
• Temperature Range Commercial (0°C to +70°C) Extended (-40°C to +85°C)	None ET

^{*}Lower VccQ ranges are available upon request.

Part Number Example:


MT28F160C3FD-11 TET

GENERAL DESCRIPTION

The MT28F160C3 is a nonvolatile, electrically blockerasable (flash), programmable, read-only memory containing 16,777,216 bits organized as 1,048,576 words (16 bits).

The MT28F160C3 is manufactured on 0.22µm process technology in a 48-ball FBGA package. The device

BALL ASSIGNMENT (Top View) 46-Ball FBGA



(Ball Down)

NOTE: See page 3 for Ball Description Table. See last page for mechanical drawing.

has an I/O supply of 2.7V (MIN). Programming in production is accomplished by using high voltage which can be supplied on a separate line.

The embedded WORD WRITE and BLOCK ERASE functions are fully automated by an on-chip write state machine (WSM), which simplifies these operations and relieves the system processor of secondary tasks. The WSM status can be monitored by an on-chip status register to determine the progress of program/erase tasks.

The device is equipped with 128 bits of one time programmable (OTP) area. The soft protection feature for blocks will mark them as read-only by configuring soft protection registers with command sequences.

Please refer to Micron's Web site (www.micron.com/ flash) for the latest data sheet.

DEVICE MARKING

Due to the size of the package, Micron's standard part number is not printed on the top of each device. Instead, an abbreviated device mark comprised of a five-digit alphanumeric code is used. The abbreviated device marks are cross referenced to Micron part numbers in Table 1.

ARCHITECTURE


The MT28F160C3 flash contains eight 4K-word parameter blocks and thirty-one 32K-word blocks. Memory is organized by using a blocked architecture to allow independent erasure of selected memory blocks. Any address within a block address range selects that block for the required READ, WRITE, or ERASE operation (see Figures 1 and 2).

Table 1 Cross Reference for Abbreviated Device Marks¹

PART NUMBER	PRODUCT MARKING	SAMPLE MARKING
MT28F160C3FD-9 BET	FW610	FX610
MT28F160C3FD-9 TET	FW611	FX611
MT28F160C3FD-11 BET	FW612	FX612
MT28F160C3FD-11 TET	FW613	FX613

NOTE: 1. The mechanical sample marking is FY610.

FUNCTIONAL BLOCK DIAGRAM





BALL DESCRIPTIONS

46-BALL FBGA NUMBERS	SYMBOL	TYPE	DESCRIPTION
3B	WE#	Input	Write Enable: Determines if a given cycle is a WRITE cycle. If WE# is LOW, the cycle is either a WRITE to the command state machine (CSM) or to the memory array.
5A	WP#	Input	Write Protect: Unlocks the soft-protected blocks when HIGH if $V_{PP} = 1.65V-3.3V$ or 12V and RP# = V_{IH} for WRITE or ERASE. Does not affect WRITE or ERASE operation on other blocks.
7D	CE#	Input	Chip Enable: Activates the device when LOW. When CE# is HIGH, the device is disabled and goes into standby power mode.
48	RP#	Input	Reset/Power-Down: When LOW, RP# clears the status register, sets the write state machine (WSM) to the array read mode and places the device in deep power-down mode. All inputs, including CE#, are "Don't Care," and all outputs are High-Z. RP# must be held at VIH during all other modes of operation.
8F	OE#	Input	Output Enable: Enables data output buffers when LOW. When OE# is HIGH, the output buffers are disabled.
1A, 1B, 1C, 1D, 2A, 2B, 2C, 3A, 3C, 5B, 6A, 6B, 6C, 7A, 7B, 7C, 8A, 8B, 8C, 8D	A0-A19	Input	Address Inputs: These address inputs select a unique, 16-bit word out of the 1,048,576 available.
2D, 2E, 2F, 3D, 3E, 3F, 4D, 4E, 4F, 5D, 5E, 6D, 6E, 6F, 7E, 7F	DQ0-DQ15	Input/ Output	Data I/O: These data I/O are data output lines during any READ operation or data input lines during a WRITE. Data I/O are used to input commands to the CSM.
4A	VPP	Supply	Write/Erase Supply Voltage: From a WRITE or ERASE CONFIRM until completion of the operation, VPP must be 1.65V–3.3V or 12V. VPP = "Don't Care" during all other operations.
5F	Vcc	Supply	Power Supply: 2.7V–3.3V.
1E	VccQ	Supply	I/O Supply Voltage: 2.7V–3.3V.
1F, 8E	Vss	Supply	Ground.



TRUTH TABLE¹

FUNCTION	RP#	CE#	OE#	WE#	WP#	VPP	A0	DQ0-DQ7	DQ8-DQ15
Standby	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z
RESET	L	Х	Х	Х	Х	Х	Х	High-Z	High-Z
READING									
READ	Н	L	L	Н	Х	Х	Х	Data-Out	Data-Out
Output Disable	Н	L	Н	Н	Х	Х	Х	High-Z	High-Z
WRITE/ERASE (EXCEPT SOFT PROTECTED BLOCKS) ²									
ERASE SETUP	Н	L	Н	L	Х	Х	Х	20H	Х
ERASE CONFIRM ³	Н	L	Н	L	Х	VPPH	Х	D0H	Х
WRITE SETUP	Н	L	Н	L	Х	Х	Х	10H/40H	Х
WRITE ⁴	Н	L	Н	L	Х	VPPH	Х	Data-In	Data-In
READ ARRAY ⁵	Н	L	Н	L	Х	Х	Х	FFH	Х
WRITE/ERASE (SOFT-PROTECTED BLOCKS) ²									
ERASE SETUP	Н	L	Н	L	Х	Х	Х	20H	Х
ERASE CONFIRM ³	Н	L	Н	L	Н	VPPH	Х	D0H	Х
WRITE SETUP	Н	L	Н	L	Х	Х	Х	10H/40H	Х
WRITE ⁴	Н	L	Н	L	Н	VPPH	Х	Data-In	Data-In
READ ARRAY ⁵	Н	L	Н	L	Х	Х	Х	FFH	Х
DEVICE IDENTIFICATION ⁶									
Manufacturer	Н	L	L	Н	Х	Х	L	2CH	00H
Device (top boot)	Н	L	L	Н	Х	Х	Н	92H	44H
Device (bottom boot)	Н	L	L	Н	Х	Х	Н	93H	44H

NOTE: 1. L = VIL (LOW), H = VIH (HIGH), X = VIL or VIH ("Don't Care").

- 2. VPPH1 = 1.65V-3.3V and VPPH2 = 12V.
- 3. Operation must be preceded by ERASE SETUP command.
- 4. Operation must be preceded by WRITE SETUP command.
- 5. The READ ARRAY command must be issued before reading the array after writing or erasing.
- 6. See Table 3 for the IDENTIFY DEVICE command.



Figure 1 Top Boot Block Memory Address Map

ADDRESS RANGE

8 x 4K-Word Blocks	0
32K-Word Block	1
32K-Word Block	2
	3
32K-vvora Block	4
32K-Word Block	5
32K-Word Block	6
32K-Word Block	7
32K-Word Block	8
32K-Word Block	9
32K-Word Block	10
	11
32K-Word Block	12
32K-Word Block	13
32K-Word Block	14
32K-Word Block	15
32K-Word Block	16
32K-Word Block	17
	18
32K-Word Block	19
32K-Word Block	20
32K-Word Block	21
32K-Word Block	22
32K-Word Block	23
32K-Word Block	24
	25
	$\overline{}$
	26
	27
32K-Word Block	28
32K-Word Block	29
32K-Word Block	30
32K-Word Block	31
	32K-Word Block




Figure 2 **Bottom Boot Block Memory Address Map**

ADDRESS RANGE

FFFFFh F8000h	32K-Word Block	31		
F7FFFh F0000h	32K-Word Block	30		
EFFFFh	32K-Word Block	29		
E8000h E7FFFh	32K-Word Block			
E0000h DFFFFh		28		
D8000h	32K-Word Block	27		
D7FFFh D0000h	32K-Word Block	26		
CFFFFh C8000h	32K-Word Block	25		
C7FFFh C0000h	32K-Word Block	24		
BFFFFh	32K-Word Block	23		
B8000h B7FFFh	32K-Word Block	22		
B0000h AFFFFh				
A8000h A7FFFh	32K-Word Block	21		
A0000h	32K-Word Block	20		
9FFFFh 98000h	32K-Word Block	19		
97FFFh 90000h	32K-Word Block	18		
8FFFFh 88000h	32K-Word Block	17		
87FFFh	32K-Word Block	16		
80000h 7FFFFh				
78000h 77FFFh	32K-Word Block	15		
70000h 6FFFFh	32K-Word Block	14		
68000h	32K-Word Block	13		
67FFFh 60000h	32K-Word Block	12		
5FFFFh 58000h	32K-Word Block	11		
57FFFh 50000h	32K-Word Block	10		
4FFFFh	32K-Word Block	9	/	4K-Word Block
48000h 47FFFh	32K-Word Block	8	/	
40000h 3FFFFh	32K-Word Block		/ /	4K-Word Block
38000h 37FFFh		7		4K-Word Block
30000h 2FFFFh	32K-Word Block	6	/	
28000h	32K-Word Block	5	/	4K-Word Block
27FFFh 20000h	32K-Word Block	4	/	4K-Word Block
1FFFFh 18000h	32K-Word Block	3	/	4K-Word Block
17FFFh 10000h	32K-Word Block	2		
0FFFFh 08000h	32K-Word Block	1	/ Parameter Blocks	4K-Word Block
07FFFh	8 x 4K-Word Blocks	0	, Blocks	4K-Word Block
00000h L	O A III TYOIG DIOCKS			



MEMORY ORGANIZATION

The MT28F160C3 memory array is segmented into 31 blocks of 32K words, along with eight 4K-word parameter blocks. The device is available with block architecture mapped in either of the two configurations: the parameter blocks located at the top or at the bottom of the memory array, as required by different microprocessors. The MT28F160C3 top boot configuration with the blocks and address ranges is shown in Figure 1 and the bottom boot configuration in Figure 2.

COMMAND STATE MACHINE

Commands are issued to the command state machine (CSM) using standard microprocessor write timings. The CSM acts as an interface between the external microprocessor and the internal write state machine (WSM). The available commands are listed in Table 2. and the descriptions of these commands are shown in Table 3. Program and erase algorithms are automated by an on-chip WSM. Once a valid program/erase command sequence is entered, the WSM executes the appropriate algorithm, which generates the necessary timing signals to control the device internally to accomplish the requested operation. A command is valid only if the exact sequence of WRITEs is completed. After the WSM completes its task, the WSM status bit (SR7) is set to a logic HIGH level (1), allowing the CSM to respond to the full command set again.

OPERATION

Device operations are selected by entering standard JEDEC 8-bit command codes with conventional microprocessor timings into an on-chip CSM through I/Os DQ0-DQ7. When the device is powered up, internal reset

circuitry initializes the chip to a read array mode of operation. Changing the mode of operation requires that a command code be entered into the CSM. The on-chip status register allows the progress of various operations to be monitored. The status register is interrogated by entering a READ STATUS REGISTER command onto the CSM (cycle 1) and reading the register data on I/Os DQ0-DQ7 (cycle 2). Status register bits SR0-SR7 correspond to DQ0-DQ7 (see Table 3).

Table 2
Command State Machine Codes for Device Mode Selection

COMMAND DQ0-DQ7	CODE ON DEVICE MODE	
10h/40h	Write setup/alternate write setup	
20h	Block erase setup	
50h	Clear status register	
70h	Read status register	
90h	Identify device	
0Fh	Soft protection	
B0h	Program/erase suspend	
D0h	Program/erase resume Erase confirm	
FFh	Read array/OTP exit	
AFh	OTP entry	
60h	Reserved	



COMMAND DEFINITIONS

Once a specific command code has been entered, the WSM executes an internal algorithm generating the necessary timing signals to program, erase, and verify data.

See Table 3 for the CSM command definitions and data for each of the bus cycles.

Table 3 Command Definitions

	FIRST CYCLE			S	ECOND CYCL	E
COMMAND	OPERATION	ADDRESS	CSM/INPUT	OPERATION	ADDRESS	DATA
READ ARRAY	WRITE	X	FFh	READ	WA	AD
IDENTIFY DEVICE	WRITE	X	90h	READ	IA	ID
READ STATUS REGISTER	WRITE	X	70h	READ	BA	SRD
WORD PROGRAM	WRITE	X	10h/40h	WRITE	WA	PD
BLOCK ERASE	WRITE	X	20h	WRITE	BA	D0h
PROGRAM/ERASE SUSPEND	WRITE	X	B0h			
PROGRAM/ERASE RESUME	WRITE	X	D0h			
CLEAR STATUS REGISTER	WRITE	X	50h			
SOFT PROTECTION	WRITE	X	0Fh	WRITE	BA	SPC
OTP ENTRY	WRITE	X	AFh	WRITE	X	AFh
OTP EXIT	WRITE	X	FFh	WRITE	X	FFh

NOTE: 1. The command data is written through DQ0-DQ7

- 2. ID = Manufacturer ID: 002Ch; Device ID (Top Boot): 4492h; Device ID (Bottom Boot): 4493h
- 3. IA = Identify address: 00000h for manufacturer code and 00001h for device code
- 4. BA = Any address within the block to be selected
- 5. WA = Word address
- 6. AD = Array data
- 7. SRD = Data read from status register
- 8. PD = Data to be written at location WA
- 9. SPC = Soft protect command:
 - 00h = Clear all soft protection
 - FFh = Set all soft protection
 - F0h = Clear addressed block soft protection
 - 0Fh = Set addressed block soft protection
- 10. X = Don't Care



STATUS REGISTER

The status register allows the user to determine whether the state of a PROGRAM/ERASE operation is pending or complete. The status register is monitored by toggling OE# and CE# and by reading the resulting status code on I/Os DQ0-DQ7. The high-order I/Os (DQ8-DQ15) are set to 00h internally, so only the low-order I/Os (DQ0-DQ7) need interpreting.

Register data is updated on the falling edge of OE# or CE#. The latest falling edge of either of these two signals updates the latch within a given READ cycle. Latching the data prevents errors from occurring if the register input changes during a status register monitoring. To ensure that the status register output contains updated status data, CE# or OE# must be toggled for each subsequent STATUS READ.

The status register provides the internal state of the WSM to the external microprocessor. During periods when the WSM is active, the status register can be polled to determine the WSM status. Table 4 defines the status register bits.

After monitoring the status register during a PRO-GRAM/ERASE, the data appearing on DQ0-DQ7 remains as status register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

COMMAND STATE MACHINE OPERATIONS

The CSM decodes instructions for read, read device identification code, read status register, clear status register, program, erase, erase suspend, erase resume, program suspend, program resume, soft protection, and OTP entry/exit. The 8-bit command code is input to the device on DQ0-DQ7 (see Table 2 for CSM codes). During a PROGRAM or ERASE cycle, the CSM informs the WSM that a PROGRAM or ERASE cycle has been requested.

During a PROGRAM cycle, the WSM controls the program sequences and the CSM responds to a PROGRAM SUSPEND command only. During an ERASE cycle, the CSM responds to an ERASE SUSPEND command only. When the WSM has completed its task, the WSM status bit (SR7) is set to a logic HIGH level and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an ERASE or PRO-GRAM operation only when VPP is within its correct voltage range. For data protection, it is required that RP# be held at a logic LOW level during a CPU reset.

CLEAR STATUS REGISTER

The WSM can set to "1" the block lock status bit (SR1), the VPP status bit (SR3), the program status bit (SR4), and the erase status bit (SR5) of the status register. The CLEAR STATUS REGISTER command (50h) allows the external microprocessor to clear these status bits and synchronize to internal operations. After issuing this command, the status bits are cleared and the device returns to the read array mode.

READ OPERATIONS

Three READ operations are available: read array, read device identification code, and read status register.

READ ARRAY

The array is read by entering the command code FFh on DQ0-DQ7. Control signals CE# and OE# must be at a logic LOW level (VIL) and WE# and RP# must be at a logic HIGH level (VIH) to read data from the array. Data is available on DQ0-DQ15. Any valid address within any of the blocks selects that address and allows data to be read from that address. Upon initial power-up, the device defaults to the read array mode.

READ DEVICE IDENTIFICATION CODE

Device identification codes are read by entering command code 90h on DQ0-DQ7. Two bus cycles are required for this operation, the first to enter the command code and the second to read the selected code. Control signals CE# and OE# must be at a logic LOW level (VIL) and WE# and RP# must be at a logic HIGH level (VIH). The manufacturer code is obtained on DQ0-DQ15 in the second cycle, after the identify address 00000h is latched. The device code is obtained on DQ0-DQ15 in the second cycle, after the identify address 00001h is latched (see Table 3).

READ STATUS REGISTER

The status register is read by entering the command code 70h on DQ0-DQ7. Control signals CE# and OE# must be at a logic LOW level (VIL), and WE# and RP# must be at a logic HIGH level (VIH). Two bus cycles are required for this operation: one to enter the command code, and one to read the status register. The status register contents are updated on the falling edge of CE# or OE#, whichever occurs last within the cycle.



Table 4 **Status Register**

STATUS BIT #	STATUS REGISTER BIT	DESCRIPTION
SR7	WRITE STATE MACHINE STATUS (WSM) 1 = Ready 0 = Busy	If SR7 = 0 (busy), the WSM has not completed an ERASE or PROGRAM operation. If SR7 = 1 (ready), other operations can be performed.
SR6	ERASE SUSPEND STATUS 1 = ERASE SUSPEND 0 = ERASE in progress or ERASE complete	If SR6 = 1, WSM halts execution, indicating that the ERASE operation has been suspended. SR6 remains "1" until an ERASE RESUME command is issued.
SR5	ERASE STATUS 1 = BLOCK ERASE error 0 = BLOCK ERASE successful	SR5 = 0 indicates that a BLOCK ERASE has been successful. SR5 = 1 indicates that an erase has failed; therefore, the WSM has completed the maximum allowable erase pulses determined by the internal algorithm but which were insufficient to completely erase the device.
SR4	PROGRAM STATUS 1 = PROGRAM error 0 = PROGRAM successful	SR4 = 0 indicates successful programming has occurred at the address location. SR4 = 1 indicates the WSM was unable to correctly program the addressed location.
SR3	VPP STATUS 1 = Program abort VPP range error 0 = VPP good	SR3 provides status of VPP during programming.
SR2	PROGRAM SUSPEND STATUS 1 = PROGRAM suspended 0 = PROGRAM in progress or PROGRAM complete	If SR2 = 1, WSM halts execution, indicating the PROGRAM operation has been suspended. SR2 stays "1" until a PROGRAM RESUME command is issued.
SR1	BLOCK LOCK STATUS 1 = Block locked 0 = Block not locked	SR1 = 1 indicates that the address block is locked when WP# = VIL. Any attempt to program/erase this block will abort the operation and the device will return to read status mode.
SR0	RESERVED	

- NOTE: 1. After a PROGRAM/ERASE command is issued and confirmed, status bit SR7 goes LOW to indicate that the operation is in progress. If SR7 = 1 (ready), other polling operations can be performed. Until this occurs, the other status bits are not valid. SR7 is not updated automatically at the completion of a WSM task; therefore, if the WSM status bit shows busy (0), OE# and CE# must be toggled periodically to determine when the WSM has completed an operation (SR7 =
 - 2. When an ERASE SUSPEND command is issued, the WSM halts execution and sets SR6 = 1, indicating that the ERASE operation has been suspended. The WSM status bit is also set to HIGH (SR7 = 1), indicating that the ERASE SUSPEND operation has been completed successfully.
 - 3. During an ERASE error, the SR5 bit is set (SR5 = 1), while SR5 = 0 indicates that a successful block erasure has occurred.
 - 4. If the WSM is unable to program the addressed location correctly, the SR4 bit is set (SR4 = 1) and SR4 = 0 indicates that a successful programming operation has occurred at the addressed block location. Information concerning the status of VPP during programming/erasure is provided by SR3. If VPP is lower than VPPLK after a PROGRAM/ERASE command has been issued, SR3 is set to a "1," indicating that the PROGRAM/ERASE operation has aborted due to a low VPP.
 - 5. During a PROGRAM SUSPEND command, the WSM halts execution and the SR2 bit is set, indicating that the PRO-GRAM operation has been suspended. This bit remains "1" until a PROGRAM RESUME command is issued. The WSM status bit is also set to HIGH (SR7 = 1), indicating that the PROGRAM SUSPEND operation has been completed successfully.
 - 6. A proper block address must be provided in an ERASE operation. If that addressed block is protected, then the SR1 bit is set (SR1 = 1) when WP# = V_{IL} . If that block is not protected, then SR1 = 0.

PROGRAMMING OPERATIONS

There are two CSM commands for programming: program setup and alternate program setup (see Table 2). After the desired command code is entered, the WSM takes over and correctly sequences the device to complete the program operation. Monitoring of the WRITE operation is possible through the status register (see the Status Register section). During this time, the CSM responds only to a PROGRAM SUSPEND command until the PROGRAM operation has been completed, after which all commands to the CSM become valid again. (See Figure 4 for programming operation.)

During programming, VPP must remain in the appropriate VPP voltage range as shown in the recommended operating conditions table. Different combinations of RP#, WP#, and VPP voltage levels ensure that data in certain blocks are secure and therefore cannot be programmed (see Table 5 for a list of combinations). Only "0s" are written and compared during a PROGRAM operation. If "1s" are programmed, the memory cell contents do not change and no error occurs.

PROGRAM SUSPENSION

The PROGRAM operation can be suspended by issuing a PROGRAM SUSPEND command (B0h). The PROGRAM SUSPEND command typically takes 1µs to execute, and the device is then in program suspend mode. Once the WSM has reached the suspend state, it allows the CSM to respond only to READ ARRAY, READ STATUS REGISTER, and PROGRAM RESUME commands. During the PROGRAM SUSPEND operation, array data should be read from an address other than the one being programmed. To resume the PROGRAM operation, a PROGRAM RESUME command (D0h) must be issued to cause the CSM to clear the suspend state previously set. (See Figure 7 for PROGRAM SUSPEND and PROGRAM RESUME.)

ERASE OPERATIONS

An ERASE operation must be used to initialize all bits in an array block to "1s." After BLOCK ERASE CONFIRM is issued, the CSM responds only to an ERASE SUSPEND command until the WSM completes its task.

Block erasure inside the memory array sets all bits within the addressed block to logic 1s. Erase is accomplished only by blocks; data at single address locations within the array cannot be erased individually. The block to be erased is selected by using any valid address within that block. Note that different combinations of RP#, WP# and VPP voltage levels ensure that data in certain blocks are secure and therefore cannot be erased (see Table 5 for a list of combinations). Block erasure is initiated by a command sequence to the CSM: block erase setup (20h) followed by block erase confirm (D0h) (see Figure 5). A two-command erase sequence protects against accidental erasure of memory contents.

When the BLOCK ERASE CONFIRM command is complete, the WSM automatically executes a sequence of events to complete the block erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and finally verification is performed to ensure that all bits are correctly erased. Monitoring of the ERASE operation is possible through the status register (see the Status Register section).

ERASE SUSPENSION

During the execution of an ERASE operation, the ERASE SUSPEND command (B0h) can be entered to direct the WSM to suspend the ERASE operation. The ERASE SUSPEND command typically takes 1µs to execute, and the device is then in erase suspend mode. Once the WSM has reached the suspend state, it allows the CSM to respond only to the READ ARRAY, READ STATUS REGISTER, ERASE RESUME and PROGRAM commands. Dur-

Table 5

Data Protection Combinations

DATA PROTECTION PROVIDED	VPP	RP#	WP#
All blocks locked	$\leq V_{PPLK}$	Х	Х
All blocks locked	X	VIL	Х
All blocks unlocked	≥ VPPLK	Vін	Vıн
Soft-protected blocks locked	≥ V PPLK	VIH	VIL



ing the ERASE SUSPEND operation, array data must be read from a block other than the one being erased. To resume the ERASE operation, an ERASE RESUME command (D0h) must be issued to cause the CSM to clear the suspend state previously set. It is also possible that an ERASE in any block can be suspended and a WRITE to another block can be initiated. After the completion of WRITE, the ERASE can be resumed by writing an ERASE RESUME command (see Figure 6). It is also possible to suspend the WRITE operation and read from another block.

AUTOMATIC POWER-SAVING MODE

Substantial power savings are realized during periods when the device is not accessed while in the active mode. During this time, the device switches to the automatic power saving (APS) mode. When the device switches to this mode, Icc is reduced to 1µA typically. This mode is entered automatically if no address or control lines toggle within approximately a 300ns time-out period. At least one transition on CE# must occur after power-up to activate this mode's availability. The device remains in this mode and the I/O lines retain the data from the last access until a new read address is issued or another operation is initiated.

RESET/ DEEP POWER-DOWN MODE

Very low levels of power consumption can be attained by using a special ball, RP#, to disable internal device circuitry. When RP# is at a logic LOW level of $0.0V\pm0.2V$, a much lower Icc current consumption is achieved, typically 1 μ A. This is important in portable applications where extended battery life is a major concern.

A recovery time is required when exiting from deep power-down mode. A minimum of ^tRS is required before a CSM command can be recognized. With RP# at ground, the WSM is reset and the status register is cleared, effectively eliminating accidental programming to the array during system reset. After restoration of power, the device will be disabled until RP# is returned to Vih.

If RP# goes LOW during a PROGRAM or ERASE operation, the device powers down and becomes nonfunctional. Data being written or erased at that time becomes invalid or indeterminate, requiring that the operation be performed again after power restoration. When RP# is set at logic LOW, all internal circuits will be reset. Setting RP# LOW during a PROGRAM or ERASE operation is not recommended.

OTP MODE

The device has 128 bits of OTP (one time programmable) area. There are 64 bits that are programmed at the factory with a unique 64-bit code that is not modifiable.


The other 64-bit OTP area is left blank to program for customer design requirements if needed. Protection of the user-programmable, 64-bit contents is provided, after the area is programmed, by programming the lockbit.

To program the OTP area, two "AFh" commands must be written, followed by two WRITE cycles of the normal program sequences. When in the OTP mode, the WSM programs the OTP area and not the array. During programming, a read can acquire only the WSM status (status register output). When the programming is complete, the device remains in the OTP mode and only the status can be read in the OTP area. Writing two "FFh" commands exits the OTP mode and causes the device to go into the read array mode. To read the OTP area after programming, the OTP mode must be re-entered.

To read the OTP area contents, two "AFh" commands must be written, followed by a READ. Writing two "FFh" commands exits the OTP mode and causes the device to go into the read array mode.

After programming the 64-bit OTP area, the lock-bit can be programmed. The lock-bit is at address 00040H and is on DQ15. Once the lock-bit is programmed to a "0," the 64-bit, user-programmable area is permanently protected (see Figure 3). The lock- bit can be read in OTP mode, as described above.

Figure 3 OTP Area Map



NOTE: 1. Always locked.

2. Locked by programming DQ15 at address 00040H.



STANDBY MODE

Icc supply current is reduced by applying a logic HIGH level on CE# and RP# to enter the standby mode. In the standby mode, the outputs are placed in the high-impedance state. Applying a logic HIGH level (VccQ) on CE# and RP# reduces the current to $1\mu A$ typically. If the device is deselected during an ERASE operation or during programming, the device continues to draw active current until the operation is complete.

SOFT BLOCK DATA PROTECTION

Soft protection is available with CSM command 0Fh (see Table 3). The protection bit for each block can be set and cleared individually, or all at once. After the soft protection bit of a block is set, the block is protected when $V_{PP} \ge V_{PPLK}$, RP# is HIGH, and WP# is LOW. When $V_{PP} \le V_{PPLK}$ the block is protected (locked) as well. A block is unlocked when WP# is HIGH, even if its soft protection bit is set (see Table 5).

When the device is powered down or RP# reset, the soft protection blocks will be set to the protected state. So, if WP# goes LOW after first power-up, RP# reset, or power-down, all blocks will be protected. The CSM command 0Fh is needed to clear the soft protected blocks. When WP# goes LOW the cleared blocks will be unprotected.

The block lock status bit SR1 is used to monitor the individual block lock status after the second WRITE cycle of the soft protection CSM command. Additionally, to

monitor the block lock status of any block, the read status register command 70h can be used. On the command's second cycle, any address within a block is issued and SR1 will indicate the block lock status for that block. When monitoring the block lock status bit SR1, the correct status can only be obtained with WP# LOW.

POWER-UP

During a power-up, it is not necessary to sequence VCCQ, VCC and VPP. However, it is recommended that RP# be held LOW during power-up for additional protection while VCC is ramping above VLKO to a stable operative level. After a power-up or RESET, the status register is reset, and the device will enter the array read mode.

POWER-UP PROTECTION


The likelihood of unwanted WRITE or ERASE operations is minimized since two consecutive cycles are required to execute either operation. When Vcc < Vlko, the device does not accept any WRITE cycles, and noise pulses < 5ns on CE# or WE# do not initiate a WRITE cycle.

POWER SUPPLY DECOUPLING

For decoupling purposes, each device should have a $0.1\mu F$ ceramic capacitor connected between Vcc and Vss, VPP and Vss, and between VccQ and Vss. The capacitor should be as close as possible to the device balls.




Figure 4 Automated Word Programming Flowchart



BUS OPERATION	COMMAND	COMMENTS
WRITE	WRITE SETUP	Data = 40h or 10h Addr = Don't Care
WRITE	WRITE DATA	Data = Word to be programmed Addr = Address of word to be programmed
READ		Status register data Toggle OE# or CE# to update status register.
Standby		Check SR7 1 = Ready, 0 = Busy

Repeat for subsequent words.
Write FFh after the last word programming operation to reset the device to read array mode.

FULL STATUS REGISTER CHECK FLOW




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR1 1 = Detect locked block
Standby		Check SR3 ² 1 = Detect V _{PP} low
Standby		Check SR4 ³ 1 = Word program error

NOTE: 1. Full status register check can be done after each word or after a sequence of words.

- 2. SR3 must be cleared before attempting additional PROGRAM/ERASE operations.
- 3. SR4 is cleared only by the CLEAR STATUS REGISTER command, but it does not prevent additional program operation attempts.



Figure 5 Automated BLOCK ERASE Flowchart




BUS OPERATION	COMMAND	COMMENTS
WRITE	WRITE ERASE SETUP	Data = 20h Addr = Don't Care
WRITE	ERASE	Data = D0h Block Addr = Address within block to be erased
READ		Status register data Toggle OE# or CE# to update status register.
Standby		Check SR7 1 = Ready, 0 = Busy

Repeat for subsequent blocks.

Write FFh after the last BLOCK ERASE operation to reset the device to read array mode.

FULL STATUS REGISTER CHECK FLOW




BUS OPERATION	COMMAND	COMMENTS
Standby		Check SR1 1 = Detect locked block
Standby		Check SR3 ² 1 = Detect V _{PP} low
Standby		Check SR4 and SR5 1 = BLOCK ERASE command error
Standby		Check SR5 ³ 1 = BLOCK ERASE error

- **NOTE:** 1. Full status register check can be done after each block or after a sequence of blocks.
 - 2. SR3 must be cleared before attempting additional PROGRAM/ERASE operations.
 - 3. SR5 is cleared only by the CLEAR STATUS REGISTER command in cases where multiple blocks are erased before full status is checked.



Figure 6 ERASE SUSPEND/ERASE RESUME Flowchart




BUS OPERATION	COMMAND	COMMENTS
OPERATION	COMMAND	COMMENTS
WRITE	ERASE SUSPEND	Data = B0h
READ		Status register data Toggle OE# or CE# to update status register
Standby		Check SR7 1 = Ready
Standby		Check SR6 1 = Suspended
WRITE	READ MEMORY	Data = FFh
or WRITE	WRITE SETUP	Data = 40h or 10h Addr = Don't Care
READ		Read data from block other than that being erased
or WRITE	WRITE DATA	Data = Word to be programmed Addr = Address of word to be programmed
WRITE	ERASE RESUME	Data = D0h Addr = Don't Care

NOTE: 1. See BLOCK ERASE Flowchart for complete erasure procedure.

2. See Word Programming Flowchart for complete programming procedure.



Figure 7 PROGRAM SUSPEND/ PROGRAM RESUME Flowchart



BUS OPERATION	COMMAND	COMMENTS
WRITE	PROGRAM SUSPEND	Data = B0h
READ		Status register data Toggle OE# or CE# to update status register
Standby		Check SR7 1 = Ready
Standby		Check SR2 1 = Suspended
WRITE	READ MEMORY	Data = FFh
READ		Read data from block other than that being programmed
WRITE	PROGRAM RESUME	Data = D0h Addr = Don't Care



ABSOLUTE MAXIMUM RATINGS^{1, 2}

Supply Voltage Range, Vcc	-0.6 V to $+4.0$ V ³
Supply Voltage Range, VPP	
Input Voltage Range	0.6V to +4.0V
Output Voltage Range	-0.6 V to $+4.0$ V ⁴
Storage Temperature Range, T _{STG}	

¹Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. ²All voltage values are with respect to Vss.

³The voltage can undershoot to -1V for periods < 20ns. ⁴The voltage on any output can overshoot to 4.6V for periods < 20ns.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (-40°C \leq T_{Δ} \leq +85°C)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage (during program/read/erase/suspend)	Vcc	2.7	3.3	V	5
I/O Supply Voltage	VccQ	2.7	3.3	V	5, 6
Supply Voltage (during program/erase operations)	VPP1	1.65	3.3	V	5
	VPP2	11.4	12.6	V	5, 7
Input High (Logic 1) Voltage, all inputs	Vih	VccQ - 0.2	VccQ + 0.2	V	5
Input Low (Logic 0) Voltage, all inputs	VIL	-0.2	0.2	V	5
OUTPUT VOLTAGE LEVELS Vcc = Vcc (MIN), VccQ = VccQ (MIN)	Vон	VccQ - 0.1	I	>	5
Output High Voltage (IoH = -0.1mA) Output Low Voltage (IoL = 0.1mA)	Vol	_	0.1	٧	
INPUT LEAKAGE CURRENT Vcc = Vcc (MAX), VccQ = VccQ (MAX) Any input $(0V \le Vin \le VccQ)$; All other balls not under test = $0V$	lι	-1	1	μΑ	
OUTPUT LEAKAGE CURRENT $Vcc = Vcc$ (MAX), $VccQ = VccQ$ (MAX) (Dout is disabled; $0V \le Vout \le VccQ$)	loz	-10	10	μΑ	
BLOCK ERASE cycling	_	100K	_	Сус	

NOTE: 5. All voltages referenced to Vss.

6. VccQ must be less than or equal to Vcc.

7. 12V VPP is allowable for production only.



CAPACITANCE

 $(T_A = +25^{\circ}C; f = 1 MHz)$

PARAMETER/CONDITION	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	Cı	8	pF	
Output Capacitance	Co	12	pF	

READ, STANDBY AND DEEP POWER-DOWN CURRENT DRAIN

 $(-40^{\circ}C \le T_{A} \le +85^{\circ}C; Vcc = 2.7V-3.3V)$

PARAMETER/CONDITION		SYMBOL	TYP	MAX	UNITS	NOTES
READ CURRENT: Vcc = Vcc (MAX), VccQ = VccQ (MAX) (CE# = Vii; OE# = Viii; RP# = Viii; f = 5 MHz; Other inputs Viii or Vii.)		lcc1	ı	20	mA	1, 2
STANDBY CURRENT: Vcc SUPPLY Vcc = Vcc (MAX); (CE# = RP# = VccQ)		lcc2	1	10	μA	
DEEP POWER-DOWN CURRENT: Vcc SUPPLY Vcc = Vcc (MAX); VccQ = VccQ (MAX) (RP# = VIL; Other inputs VccQ or Vss)		Іссз	1	10	μA	
READ CURRENT: VPP SUPPLY	$V_{PP} \leq V_{CC}$	IPP1	2	±15	μΑ	
	$V_{PP} > V_{CC}$	IPP2	50	200	μΑ	
DEEP POWER-DOWN CURRENT: V_{PP} SUPPLY (RP# = V_{IL} ; $V_{PP} \le V_{CC}$)		І РРЗ	1	10	μA	
STANDBY CURRENT: VPP SUPPLY (VPP ≤ Vcc)		IPP4	1	10	μΑ	

NOTE: 1. Icc is dependent on cycle rates.

^{2.} Automatic power savings (APS) mode reduces lcc1 to standby current level lcc2 for static operation.

AC TEST CONDITIONS

Input pulse levels	0V to VccQ
Input rise and fall times	<10ns
Input timing reference level	VccQ/2
Output timing reference level	VccQ/2
Output load	CL = 30pF

Figure 8 AC Test Output and Load Circuit





Figure 9
AC Input/Output Reference Waveform



NOTE: 1. C_L includes probe and fixture capacitance.


READ AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 $(-40^{\circ}C \le T_{A} \le +85^{\circ}C; Vcc = 2.7V-3.3V)$

AC CHARACTERISTICS		-9		-11			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
READ cycle time	^t RC	90		110		ns	
Access time from CE#	^t ACE		90		110	ns	1
Access time from OE#	^t AOE		30		30	ns	1
Access time from address	^t AA		90		110	ns	
RP# HIGH to output valid delay	^t RWH		600		600	ns	
RP# LOW pulse width	^t RP	100		100		ns	
OE# or CE# HIGH to output in High-Z	^t OD		25		25	ns	
Output hold time from OE#, CE# or address change	tOH	0		0		ns	

NOTE: 1. OE# may be delayed by ^tACE minus ^tAOE after CE# falls before ^tACE is affected.

READ CYCLE



TIMING PARAMETERS

	-	-9		-11		
SYMBOL	MIN	MAX	MIN	MAX	UNITS	
^t RC	90		110		ns	
^t ACE		90		110	ns	
^t AOE		30		30	ns	
^t AA		90		110	ns	

	-9		-1		
SYMBOL	MIN	MAX	MIN	MAX	UNITS
tRWH		600		600	ns
^t OD		25		25	ns
^t OH	0		0		ns



RECOMMENDED DC WRITE/ERASE CONDITIONS

 $(-40^{\circ}C \le T_A \le +85^{\circ}C; Vcc = 2.7V-3.3V)$

PARAMETER/CONDITION	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
VPP WRITE/ERASE lockout voltage	VPPLK	ı	_	1	V	1
VPP voltage during WRITE/ERASE operation	VPPH1	1.65	_	3.3	V	
	VPPH2	11.4	_	12.6	V	2
Vcc WRITE/ERASE lockout operation	VLKO	ı	1.5	_	V	

WRITE/ERASE CURRENT DRAIN

 $(-40^{\circ}C \le T_{\Delta} \le +85^{\circ}C; Vcc = 2.7V-3.3V)$

PARAMETER/CONDITION	SYMBOL	TYP	MAX	UNITS	NOTES	
WRITE CURRENT: Vcc SUPPLY	Icc4	_	55	mA		
ERASE CURRENT: Vcc SUPPLY	Icc5	_	45	mA		
ERASE/PROGRAM SUSPEND CURRENT: Vcc SUPPLY (ERASE/PROGRAM suspended)	Icc6	10	25	μA	3	
WRITE/ERASE CURRENT: VPP SUPPLY		IPP5	-	0.1	mA	
	VPP = VPP2	IPP6	_	3	mA	
ERASE/PROGRAM SUSPEND CURRENT: VPP SUPPLY	VPP = VPP1	IPP7	1	10	μΑ	
(ERASE/PROGRAM suspended)	VPP = VPP2	IPP8	50	200	μA	

WORD WRITE AND ERASE DURATION CHARACTERISTICS

	2.7V-3.3V Vcc					
	1.65V-3	3.3V VPP	12V VPP			
PARAMETER	TYP	MAX	TYP	MAX	UNITS	NOTES
Boot/parameter BLOCK ERASE time	0.5	4	0.5	4	s	4, 5
Main BLOCK ERASE time	1	5	1	5	s	4, 5
Boot/parameter BLOCK WRITE time	0.1	_	0.1	_	s	4, 5, 6, 7
Main BLOCK WRITE time	0.3	_	0.3	_	s	4, 5, 6, 7
Program/erase suspend latency	1	3	1	3	μs	

NOTE: 1. Absolute WRITE/ERASE protection when $V_{PP} \le V_{PPLK}$.

- 2. 12V VPP is allowable for production only. Write timings are identical to 1.65V-3.3V VPP operation.
- 3. Parameter is specified when device is not accessed. Actual current draw will be Icc6 plus current of operation being executed while the device is in suspend mode.
- 4. The 12V VPP is for production only.
- 5. Typical values measured at $T_A = +25$ °C.
- 6. Assumes no system overhead.
- 7. Typical write times tested with checkerboard data pattern.



SPEED-DEPENDENT WRITE/ERASE AC TIMING CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS: WE# (CE#)-CONTROLLED WRITES

 $(-40^{\circ}C \le T_{\Delta} \le +85^{\circ}C; Vcc = 2.7V-3.3V)$

AC CHARACTERISTICS		-9	-11		
PARAMETER	SYMBOL	MIN	MIN	UNITS	NOTES
WE# (CE#) HIGH pulse width	^t WPH (^t CPH)	30	30	ns	
WE# (CE#) pulse width	^t WP (^t CP)	70	70	ns	
Address setup time to WE# (CE#) HIGH	^t AS	70	70	ns	
Address hold time from WE# (CE#) HIGH	^t AH	0	0	ns	
Data setup time to WE# (CE#) HIGH	^t DS	50	60	ns	
Data hold time from WE# (CE#) HIGH	^t DH	0	0	ns	
CE# (WE#) setup time to WE# (CE#) LOW	^t CS (^t WS)	0	0	ns	
CE# (WE#) hold time from WE# (CE#) HIGH	^t CH (^t WH)	0	0	ns	
VPP setup time to WE# (CE#) HIGH	^t VPS	200	200	ns	
RP# HIGH to WE# (CE#) LOW delay	^t RS	150	150	ns	
WRITE duration	tWED1	6	6	μs	
Boot BLOCK ERASE duration	tWED2	0.5	0.5	S	
Parameter BLOCK ERASE duration	tWED3	0.5	0.5	S	
Main BLOCK ERASE duration	tWED4	1	1	S	
VPP hold time from status data valid	^t VPH	0	0	ns	
WE# (CE#) HIGH to busy status (SR7 = 0)	^t WB	200	200	ns	1, 2
WP# HIGH setup time to WE# (CE#) HIGH	^t WHS	0	0	ns	
WP# HIGH hold time from status data valid	tWHH	0	0	ns	
OE# HIGH hold time from WE# HIGH	tOHH	30	30	ns	


NOTE: 1. Polling status register before ^tWB is met may falsely indicate WRITE or ERASE completion.

2. tWB = 800ns (MAX).



WRITE/ERASE CYCLE

WE#-CONTROLLED WRITE/ERASE



TIMING PARAMETERS

	-9	-11	
SYMBOL	MIN	MIN	UNITS
^t WPH	30	30	ns
^t WP	70	70	ns
^t AS	70	70	ns
^t AH	0	0	ns
^t DS	50	60	ns
^t DH	0	0	ns
tCS	0	0	ns
^t CH	0	0	ns
tVPS	200	200	ns
^t RS	150	150	ns

	-9	-11	
SYMBOL	MIN	MIN	UNITS
tWED1	6	6	μs
tWED2	0.5	0.5	S
tWED3	0.5	0.5	S
tWED4	1	1	S
tVPH	0	0	ns
tWB ²	200	200	ns
tWHS	0	0	ns
tWHH	0	0	ns
^t OHH	30	30	ns


NOTE: 1. Address inputs are "Don't Care" but must be held stable.

2. tWB = 800ns (MAX).



WRITE/ERASE CYCLE

CE#-CONTROLLED WRITE/ERASE



TIMING PARAMETERS

	-9	-11	
SYMBOL	MIN	MIN	UNITS
^t CPH	30	30	ns
^t CP	70	70	ns
^t AS	70	70	ns
^t AH	0	0	ns
^t DS	50	60	ns
^t DH	0	0	ns
tWS	0	0	ns
^t WH	0	0	ns
tVPS	200	200	ns

	-9	-11	
SYMBOL	MIN	MIN	UNITS
^t RS	150	150	ns
tWED1	6	6	μs
^t WED2	0.5	0.5	S
^t WED3	0.5	0.5	S
tWED4	1	1	S
^t VPH	0	0	ns
^t WB ²	200	200	ns
^t WHS	0	0	ns
^t WHH	0	0	ns

NOTE: 1. Address inputs are "Don't Care" but must be held stable.

2. ${}^{t}WB = 800 \text{ ns} (MAX).$




Table 6 Command State Machine Current/Next States

						C	OMMAN	D INPUTS	(and ne	xt state)			
Current State	SR7	Data when Read	Read Array (FFh)	Write setup (10h/ 40h)	Block erase setup (20h)	Erase confirm (D0h)	Prog./ erase susp. (B0h)	Prog./ erase resume (D0h)	Read SR (70h)	Clear SR (50h)	Identify device (90h)	Soft prot. setup (0Fh)	Soft prot. (SPC)	Otp entry (AFh)
Read Array	1	Array	Read array	Write setup	Erase setup	Read array			Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ read array	Otp entry
Read Status	1	Status	Read array	Write setup	Erase setup	Read array			Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ read array	Otp entry
Identify Device	1	ID	Read array	Write setup	Erase setup	Read array			Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ read array	Otp entry
Soft Prot. Setup	1	Status	Soft prot. all			F	Read arra	у				Soft prot. block	Soft prot.	Read array
Soft Protection Complete	1	Status	Read array	Write setup	Erase setup	F	Read arra	y	Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ read array	Otp entry
Write Setup	1	Status						Prog	am					
Program Not Complete	0	Status			gram mplete)		Prog. susp. status		Program (not complete)					
Program Suspend Status	1	Status	Program susp. read array		suspend array	Program	Program susp. read array	Program	Program susp. status	sp.			/	
Program Suspend Read Array	1	Array	Program susp. read array		suspend array	Program	Program susp. read array	Program	ram Program Program suspend read arra susp. status			/		
Program Complete	1	Status	Read Array	Write setup	Erase setup	F	Read arra	y	Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ read array	Otp entry
Erase Setup	1	Status	Erase	command	d error	Erase	Erase	Erase			Erase cor	mmand eri	ror	
Erase Comd. Error	1	Status	Read array	Write setup	Erase setup	F	Read arra	y	Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ Read array	Otp entry
Erase Not Complete	0	Status	E	Erase (not	complete	:)	Erase susp. to status	Erase (not complete)						
Erase Suspend Status	1	Status	Erase susp. read array	Write setup	Erase susp. read array	Erase	Erase susp. read array	Erase	Erase susp. status	Erase suspend read array				
Erase Suspend Array	1	Array	Erase susp. read array	Write setup	Erase susp. read array	Erase	Erase susp. read array	Erase	Erase susp. status	p.				
Erase Complete	1	Status	Read array	Write setup	Erase setup	F	Read arra	у	Read status	Read array	Identify device	Soft prot. setup	Soft prot. setup/ read array	Otp entry



46-BALL FBGA



NOTE: 1. All dimensions in millimeters MAX or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.

DATA SHEET DESIGNATION

Advance: This data sheet contains initial descriptions of products still under development.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron is a registered trademark and the Micron logo and M logo are trademarks of Micron Technology, Inc.



REVISION HISTORY

Rev. 3	8/01
Rev. B	5/01
Original document	4/00