

International IR Rectifier


RADIATION HARDENED POWER MOSFET SURFACE-MOUNT (SMD-0.5)

PD-97197

IRHNJ67234
250V, N-CHANNEL
R₆ TECHNOLOGY

Product Summary

Part Number	Radiation Level	R _{DS(on)}	I _D
IRHNJ67234	100K Rads (Si)	0.21Ω	12.4A
IRHNJ63234	300K Rads (Si)	0.21Ω	12.4A



International Rectifier's R₆TM technology provides superior power MOSFETs for space applications. These devices have improved immunity to Single Event Effect (SEE) and have been characterized for useful performance with Linear Energy Transfer (LET) up to 90MeV/(mg/cm²). Their combination of very low R_{DS(on)} and faster switching times reduces power loss and increases power density in today's high speed switching applications such as DC-DC converters and motor controllers. These devices retain all of the well established advantages of MOSFETs such as voltage control, ease of paralleling and temperature stability of electrical parameters.

Features:

- Low R_{DS(on)}
- Fast Switching
- Single Event Effect (SEE) Hardened
- Low Total Gate Charge
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Surface Mount
- Ceramic Package
- Light Weight

Absolute Maximum Ratings

Pre-Irradiation

	Parameter		Units
I _D @ V _{GS} = 12V, T _C = 25°C	Continuous Drain Current	12.4	A
I _D @ V _{GS} = 12V, T _C = 100°C	Continuous Drain Current	7.8	
I _{DM}	Pulsed Drain Current ①	49.6	
P _D @ T _C = 25°C	Max. Power Dissipation	75	W
	Linear Derating Factor	0.6	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	56	mJ
I _{AR}	Avalanche Current ①	12.4	A
EAR	Repetitive Avalanche Energy ①	7.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.5	V/ns
T _J	Operating Junction	-55 to 150	°C
T _{STG}	Storage Temperature Range		
	Pckg. Mounting Surface Temp.	300 (for 5s)	
	Weight	1.0 (Typical)	g

For footnotes refer to the last page

www.irf.com

Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	250	—	—	V	V _{GS} = 0V, I _D = 1.0mA
ΔBV _{DSS} /ΔT _J	Temperature Coefficient of Breakdown Voltage	—	0.24	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	0.21	Ω	V _{GS} = 12V, I _D = 7.8A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 1.0mA
g _{fs}	Forward Transconductance	8.8	—	—	S (⑦)	V _{DS} = 15V, I _{DS} = 7.8A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	10	μA	V _{DS} = 200V, V _{GS} = 0V
		—	—	25		V _{DS} = 200V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	V _{GS} = 20V
I _{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		V _{GS} = -20V
Q _g	Total Gate Charge	—	—	40	nC	V _{GS} = 12V, I _D = 12.4A V _{DS} = 125V
Q _{gs}	Gate-to-Source Charge	—	—	14		
Q _{gd}	Gate-to-Drain ('Miller') Charge	—	—	11		
t _{d(on)}	Turn-On Delay Time	—	—	18	ns	V _{DD} = 125V, I _D = 12.4A, V _{GS} = 12V, R _G = 7.5Ω
t _r	Rise Time	—	—	31		
t _{d(off)}	Turn-Off Delay Time	—	—	38		
t _f	Fall Time	—	—	27		
L _S + L _D	Total Inductance	—	4.0	—	nH	Measured from the center of drain pad to center of source pad
C _{iss}	Input Capacitance	—	1445	—	pF	V _{GS} = 0V, V _{DS} = 25V f = 1.0MHz
C _{oss}	Output Capacitance	—	187	—		
C _{rss}	Reverse Transfer Capacitance	—	2.4	—		
R _g	Internal Gate Resistance	—	1.2	—		

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	12.4	A	T _j = 25°C, I _S = 12.4A, V _{GS} = 0V ④
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	49.6		
V _{SD}	Diode Forward Voltage	—	—	1.2	V	T _j = 25°C, I _F = 12.4A, di/dt ≤ 100A/μs
t _{rr}	Reverse Recovery Time	—	—	654	ns	V _{DD} ≤ 50V ④
Q _{RR}	Reverse Recovery Charge	—	—	5.15	μC	
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R _{thJC}	Junction-to-Case	—	—	1.67	°C/W	

Note: Corresponding Spice and Saber models are available on International Rectifier Web site.

For footnotes refer to the last page

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation ⑤⑥

	Parameter	Up to 300K Rads (Si)		Units	Test Conditions
		Min	Max		
BV _{DSS}	Drain-to-Source Breakdown Voltage	250	—	V	V _{GS} = 0V, I _D = 1.0mA
V _{GS(th)}	Gate Threshold Voltage	2.0	4.0		V _{GS} = V _{DS} , I _D = 1.0mA
I _{GSS}	Gate-to-Source Leakage Forward	—	100	nA	V _{GS} = 20V
I _{GSS}	Gate-to-Source Leakage Reverse	—	-100		V _{GS} = -20V
I _{DSS}	Zero Gate Voltage Drain Current	—	10	μA	V _{DS} = 200V, V _{GS} = 0V
R _{DS(on)}	Static Drain-to-Source ④ On-State Resistance (TO-3)	—	0.21	Ω	V _{GS} = 12V, I _D = 7.8A
V _{SD}	Diode Forward Voltage ④	—	1.2	V	V _{GS} = 0V, I _D = 12.4A

Part numbers IRHNJ67234 and IRHNJ63234

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Single Event Effect Safe Operating Area

Ion	LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	V _{DS} (V)					
				@V _{GS} = 0V	@V _{GS} = -5V	@V _{GS} = -10V	@V _{GS} = -15V	@V _{GS} = -17V	@V _{GS} = -20V
Ag	43	1217	112	250	250	250	250	100	50
Xe	59	823	66	250	250	250	50	-	-
Au	90	1480	80	75	75	-	-	-	-








Fig a. Single Event Effect, Safe Operating Area

For footnotes refer to the last page






Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current



Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 50V$, starting $T_J = 25^\circ C$, $L = 0.73\text{ mH}$
Peak $I_L = 12.4A$, $V_{GS} = 12V$
- ③ $ISD \leq 12.4A$, $di/dt \leq 660A/\mu s$,
 $V_{DD} \leq 250V$, $T_J \leq 150^\circ C$
- ④ Pulse width $\leq 300\ \mu s$; Duty Cycle $\leq 2\%$
- ⑤ **Total Dose Irradiation with V_{GS} Bias.**
12 volt V_{GS} applied and $V_{DS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A.
- ⑥ **Total Dose Irradiation with V_{DS} Bias.**
200 volt V_{DS} applied and $V_{GS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A.

Case Outline and Dimensions — SMD-0.5



NOTES:

- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- ④ DIMENSION INCLUDES METALLIZATION FLASH.
- ⑤ DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

PAD ASSIGNMENTS

- 1 = DRAIN
- 2 = GATE
- 3 = SOURCE



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
IR LEOMINSTER : 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776
 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.
 Data and specifications subject to change without notice. 05/2006