

N-Type, ThinPak[™] Preliminary Data Sheet

Description


This current controlled Solidtron (CCS) discharge switch is an n type Thyristor in a high performance ThinPakTM package. The device gate is similar to that found on a traditional GTO Thyristor.

The CCS features the high peak current capability and low Onstate voltage drop common to SCR thyristors combined with high di/dt capability. This semiconductor is intended to be a solid state replcement for spark or gas type devices commonly used in pulse power applications.

The ThinPak[™] Package is a perforated, metalized ceramic substrate attached to the silicon using 302°C solder. All exterior metal surfaces are tinned with 63pb/37sn solder providing the user with a circuit ready part. It's small size and low profile make it extremely attractive for high di/dt applications where stray series inductance must be kept to a minimum.

Features

- 4000V Peak Off-State Voltage
- 7 kA Repetitive lpk Capability
- 30 KA/uS di/dt Capability
- Low On-State Voltage
- Low trigger current
- Low Inductance Package



Absolute Maximum Ratings

	SYMBOL	VALUE	UNITS
Peak Off-State Voltage	V _{DRM}	4	kV
Peak Reverse Voltage	V _{RRM}	-5	V
Off-State Rate of Change of Voltage Immunity*	dv/dt	1	kV/uSec
Continuous Anode Current at Tj = 125 °C	I _{A110}	100	А
Repetitive Peak Anode Current (Pulse Width=10uSec)	I _{ASM}	10.0	kA
Nonrepetitive Peak Anode Current (Pulse Width=10uSec)	I _{ASM}	14	kA
Rate of Change of Current	dl/dt	30	kA/uSec
Peak Gate Current (1 uS)	lGpk	100	А
Max. Reverse Gate-Cathode Voltage	V _{GR}	-9	V
Maximum Junction Temperature	T _{JM}	125	°C
Maximum Soldering Temperature (Installation)		260	°C

This SILICON POWER product is protected by one or more of the following U.S. Patents:

5,521,436	5,446,316	5,105,536	5,209,390	4,958,211	5,206,186	4,857,983	5,082,795	4,644,637
5,585,310	5,557,656	5,777,346	5,139,972	5,111,268	5,757,036	4,888,627	4,980,741	4,374,389
5,248,901	5,564,226	5,446,316	5,103,290	5,260,590	5,777,346	4,912,541	4,941,026	4,750,666
5,366,932	5,517,058	5,577,656	5,028,987	5,350,935	5,995,349	5,424,563	4,927,772	4,429,011
5,497,013	4,814,283	5,473,193	5,304,847	5,640,300	4,801,985	5,399,892	4,739,387	5,293,070
5,532,635	5,135,890	5,166,773	5,569,957	5,184,206	4,476,671	5,468,668	4,648,174	

Preliminary Data Sheet - Product Status : First Production : This data sheet contains preliminary data . Supplementary data will be published at a later date. Silicon Power reserves the right to make changes at any time without notice. * Requires a 10 ohm gate to cathode shorting resistor.




N-Type, ThinPak[™] Preliminary Data Sheet

Performance Characteristics T _J =25°C unless otherwise specified				Measurements			
Parameters	Symbol	Test Conditions		Min.	Тур.	Max.	Units
Anode to Cathode Breakdown Voltage	V _{DR}	V _{GK} =0, I _A =1mA		4			kV
Anode-Cathode Off-State Current	Ι _D	V _{GK} =0V, V _{AK} =4000V	TJ=25°C		<50	100	uA
			TJ=125°C		100	800	uA
Turn-On Threshold Current	V _{GK(TH)}	$V_{AK}=V_{GK}$, $I_{AK}=1mA$, see Note 1			5		mA
Gate-Cathode Leakage Current	I _{GK(lkg)}	V _{GK} =0V, see Note 1				20	uA
Anode-Cathode On-State Voltage	V _T	I _T =400A	TJ=25°C		1.7		V
		lg = 500 mA	TJ=125°C		1.9		V
Turn-on Delay Time	t _{D(ON)}	0.75 uF Capacitor discharge			200		ns
Pk Rate of Change of Current (measured)	dl/dt	V _{AK} = 3.95 kV	TJ=25°C		30		kA/us
Peak Anode Current	l _P	R _{gk} = 10 ohms, Ls = 90 nH			10		kA
		Gate di/dt =100 A/us					

Notes:

- 1. Measurements made with a 10 Ohm shorting resistor connected between the gate and cathode.
- 2. Case Exterior Assummed to be 0.002" of 63sn/37pb solder applied directly to cathode bond area of thinPak.

Typical Performance Curves (unless otherwise specified)





N-Type, ThinPak[™] Preliminary Data Sheet

Typical Performance Curves (Continued)





Figure 3. Predicted l^2t data for various number of discharge cycles. Pulses are assumed rectangular. The device junction temperature T_J is assumed to be at 25°C before each discharge event.








N-Type, ThinPak[™] Preliminary Data Sheet

Application Notes

1. The CCSTA14N40 uses an undersized ceramic "lid" which exposes the sensitive junction termination edge (JTE) of the device. The user is required to clean and encapsulate the device (recomend HYSOL FP4651) prior to applying high voltage. This prevents debris and contaminants from compromising the JTE.







Figure 5. A suggested gate drive circuit.

3. For applications that require high voltage blocking for an extended period of time at high temperature (> 85° C), it is recommended that the device V_{DR} be derated to 2kV.

4. Shorting resistor R_{GK} is application specific. It can control the gate drive requirements and some device properties. However, R_{GK} = 10 Ohms satisfies most application requirements.

Package Dimensions

(All units in Inches)



Packaging and Handling

1. All metal surfaces are tinned using 63pb/37sn solder.

2. Installation reflow temperature should not exceed 260°C or internal package degradation may result.

3. Package may be cooled from either top or bottom.

4. Proper handling procedures must be observed to prevent electrostatic discharge which may result in permanent damage to the gate of the device.