





## Dual P-Channel 1.8-V (G-S) MOSFET

**TrenchFET®**  
Power MOSFETs  
1.8-V Rated

PRODUCT SUMMARY		
$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
-8	0.030 @ $V_{GS} = -4.5$ V	$\pm 5.0$
	0.045 @ $V_{GS} = -2.5$ V	$\pm 4.0$
	0.070 @ $V_{GS} = -1.8$ V	$\pm 3.0$



ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)				
Parameter		Symbol	Limit	Unit
Drain-Source Voltage		$V_{DS}$	-8	V
Gate-Source Voltage		$V_{GS}$	$\pm 8$	
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ ) <sup>a, b</sup>	$T_A = 25^\circ\text{C}$	$I_D$	$\pm 5.0$	A
	$T_A = 70^\circ\text{C}$		$\pm 4.0$	
Pulsed Drain Current		$I_{DM}$	$\pm 30$	
Continuous Source Current (Diode Conduction) <sup>a, b</sup>		$I_S$	-1.25	
Maximum Power Dissipation <sup>a, b</sup>	$T_A = 25^\circ\text{C}$	$P_D$	1.1	W
	$T_A = 70^\circ\text{C}$		0.72	
Operating Junction and Storage Temperature Range		$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a</sup>	$t \leq 10$ sec	$R_{thJA}$		110	$^\circ\text{C/W}$
	Steady State		115		

Notes

- a. Surface Mounted on FR4 Board.
- b.  $t \leq 10$  sec.

For SPICE model information via the Worldwide Web: <http://www.vishay.com/www/product/spice.htm>



**SPECIFICATIONS (T<sub>J</sub> = 25 °C UNLESS OTHERWISE NOTED)**







Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	-0.45			V
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±8 V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = -6.4 V, V <sub>GS</sub> = 0 V			-1	μA
		V <sub>DS</sub> = -6.4 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 70 °C			-25	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> ≥ -8 V, V <sub>GS</sub> = -4.5 V	-30			A
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -5.0 A		0.024	0.030	Ω
		V <sub>GS</sub> = -2.5 V, I <sub>D</sub> = -4.0 A		0.033	0.045	
		V <sub>GS</sub> = -1.8 V, I <sub>D</sub> = -3.0 A		0.048	0.070	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = -8 V, I <sub>D</sub> = -5.0 A		18		S
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = -1.25 A, V <sub>GS</sub> = 0 V		-0.68	-1.1	V
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = -6 V, V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -5.0 A		20	40	nC
Gate-Source Charge	Q <sub>gs</sub>			4.5		
Gate-Drain Charge	Q <sub>gd</sub>			3.6		
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = -6 V, R <sub>L</sub> = 6 Ω I <sub>D</sub> ≅ -1 A, V <sub>GEN</sub> = -4.5 V, R <sub>G</sub> = 6 Ω		20	50	ns
Rise Time	t <sub>r</sub>			30	60	
Turn-Off Delay Time	t <sub>d(off)</sub>			85	150	
Fall Time	t <sub>f</sub>			50	90	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>		I <sub>F</sub> = -1.25 A, di/dt = 100 A/μs		50	

Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.



**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**





**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

