



## 256MB – 32Mx64 DDR SDRAM UNBUFFERED

### FEATURES

- Double-data-rate architecture
- PC2700 @ CL 2.5
- Bi-directional data strobes (DQS)
- Differential clock inputs (CK & CK#)
- Programmable Read Latency 2,2.5 (clock)
- Programmable Burst Length (2,4,8)
- Programmable Burst type (sequential & interleave)
- Edge aligned data output, center aligned data input.
- Auto and self refresh, (8K/64ms refresh)
- Serial presence detect with EEPROM
- Power supply:
  - $V_{CC} = V_{CCQ} = +2.5V \pm 0.2V$
- 184 pin DIMM package
- D3 PCB height: 28.58mm (1.125")

NOTE: Consult factory for availability of:

- RoHS compliant products
- Vendor source control options
- Industrial temperature option

### DESCRIPTION

The WV3EG32M64ETSU is a 32Mx64 Double Data Rate SDRAM memory module based on 256Mb DDR SDRAM components. The module consists of eight 32Mx8 DDR SDRAMs in 66 pin TSOP packages mounted on a 184 pin substrate.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

\* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

### OPERATING FREQUENCIES

	DDR333 @CL=2.5
Clock Speed	166MHz
CL-tRCD-tRP	2.5-3-3

**PIN CONFIGURATION**


PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	V <sub>REF</sub>	47	NC	93	V <sub>ss</sub>	139	V <sub>ss</sub>
2	DQ0	48	A0	94	DQ4	140	NC
3	V <sub>ss</sub>	49	NC	95	DQ5	141	A10
4	DQ1	50	V <sub>ss</sub>	96	V <sub>ccq</sub>	142	NC
5	DQS0	51	NC	97	DM0	143	V <sub>ccq</sub>
6	DQ2	52	BA1	98	DQ6	144	NC
7	V <sub>cc</sub>	53	DQ32	99	DQ7	145	V <sub>ss</sub>
8	DQ3	54	V <sub>ccq</sub>	100	V <sub>ss</sub>	146	DQ36
9	NC	55	DQ33	101	NC	147	DQ37
10	NC	56	DQS4	102	NC	148	V <sub>cc</sub>
11	V <sub>ss</sub>	57	DQ34	103	NC	149	DM4
12	DQ8	58	V <sub>ss</sub>	104	V <sub>ccq</sub>	150	DQ38
13	DQ9	59	BA0	105	DQ12	151	DQ39
14	DQS1	60	DQ35	106	DQ13	152	V <sub>ss</sub>
15	V <sub>ccq</sub>	61	DQ40	107	DM1	153	DQ44
16	CK1	62	V <sub>ccq</sub>	108	V <sub>cc</sub>	154	RAS#
17	CK1#	63	WE#	109	DQ14	155	DQ45
18	V <sub>ss</sub>	64	DQ41	110	DQ15	156	V <sub>ccq</sub>
19	DQ10	65	CAS#	111	NC	157	CS0#
20	DQ11	66	V <sub>ss</sub>	112	V <sub>ccq</sub>	158	NC
21	CKE0	67	DQS5	113	NC	159	DM5
22	V <sub>ccq</sub>	68	DQ42	114	DQ20	160	V <sub>ss</sub>
23	DQ16	69	DQ43	115	A12	161	DQ46
24	DQ17	70	V <sub>cc</sub>	116	V <sub>ss</sub>	162	DQ47
25	DQS2	71	NC	117	DQ21	163	NC
26	V <sub>ss</sub>	72	DQ48	118	A11	164	V <sub>ccq</sub>
27	A9	73	DQ49	119	DM2	165	DQ52
28	DQ18	74	V <sub>ss</sub>	120	V <sub>cc</sub>	166	DQ53
29	A7	75	CK2#	121	DQ22	167	NC
30	V <sub>ccq</sub>	76	CK2	122	A8	168	V <sub>cc</sub>
31	DQ19	77	V <sub>ccq</sub>	123	DQ23	169	DM6
32	A5	78	DQS6	124	V <sub>ss</sub>	170	DQ54
33	DQ24	79	DQ50	125	A6	171	DQ55
34	V <sub>ss</sub>	80	DQ51	126	DQ28	172	V <sub>ccq</sub>
35	DQ25	81	V <sub>ss</sub>	127	DQ29	173	NC
36	DQS3	82	V <sub>ccid</sub>	128	V <sub>ccq</sub>	174	DQ60
37	A4	83	DQ56	129	DM3	175	DQ61
38	V <sub>cc</sub>	84	DQ57	130	A3	176	V <sub>ss</sub>
39	DQ26	85	V <sub>cc</sub>	131	DQ30	177	DM7
40	DQ27	86	DQS7	132	V <sub>ss</sub>	178	DQ62
41	A2	87	DQ58	133	DQ31	179	DQ63
42	V <sub>ss</sub>	88	DQ59	134	NC	180	V <sub>ccq</sub>
43	A1	89	V <sub>ss</sub>	135	NC	181	SA0
44	NC	90	NC	136	V <sub>ccq</sub>	182	SA1
45	NC	91	SDA	137	CK0	183	SA2
46	V <sub>cc</sub>	92	SCL	138	CK0#	184	V <sub>ccspd</sub>

**PIN NAMES**


A0-A12	Address input (Multiplexed)
BA0-BA1	Bank Select Address
DQ0-DQ63	Data Input/Output
DQS0-DQS7	Data Strobe Input/Output
CK0, CK1, CK2	Clock Input
CK0#, CK1#, CK2#	Clock Input
CKE0	Clock Enable input
CS0#	Chip Select Input
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
DM0-DM7	Data-in-mask
V <sub>cc</sub>	Power Supply
V <sub>ccq</sub>	Power Supply for DQS
V <sub>ss</sub>	Ground
V <sub>REF</sub>	Power Supply for Reference
V <sub>ccspd</sub>	Serial EEPROM Power Supply
SDA	Serial data I/O
SCL	Serial clock
SA0-SA2	Address in EEPROM
V <sub>ccid</sub>	V <sub>cc</sub> Identification Flag
NC	No Connect





## FUNCTIONAL BLOCK DIAGRAM



RAS# → RAS#: DDR SDRAMs  
 CAS# → CAS#: DDR SDRAMs  
 BA0-BA1 → BA0-BA1: DDR SDRAMs  
 WE# → WE#: DDR SDRAMs  
 A0-A12 → A0-A12: DDR SDRAMs  
 CKE0 → CKE0: DDR SDRAMs



CLOCK INPUT	
CK0, CK0#	2 SDRAMS
CK1, CK1#	3 SDRAMS
CK2, CK2#	3 SDRAMS



NOTE: All datalines are terminated through a 22 ohm series resistor.



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Units
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to 3.6	V
Voltage on V <sub>CC</sub> supply relative to Vss	V <sub>CC</sub>	-1.0 to 3.6	V
Voltage on V <sub>CCQ</sub> supply relative to Vss	V <sub>CCQ</sub>	-0.5 to 3.6	V
Storage Temperature	T <sub>STG</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	8	W
Short Circuit Current	I <sub>OS</sub>	50	mA

Note: Permanent device damage may occur if 'ABSOLUTE MAXIMUM RATINGS' are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability

## DC CHARACTERISTICS

T<sub>A</sub> = 25°C, V<sub>CC</sub> = V<sub>CCQ</sub> = 2.5V ± 0.2V

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage (for device with a nominal V <sub>CC</sub> of 2.5V)	V <sub>CC</sub>	2.3	2.7		
I/O Supply voltage	V <sub>CCQ</sub>	2.3	2.7	V	
I/O Reference voltage	V <sub>REF</sub>	V <sub>CCQ</sub> /2 - 50mV	V <sub>CCQ</sub> /2 + 50mV	V	1
I/O Termination voltage(system)	V <sub>TT</sub>	V <sub>REF</sub> - 0.04	V <sub>REF</sub> + 0.04	V	2
Input logic high voltage	V <sub>IH(DC)</sub>	V <sub>REF</sub> + 0.15	V <sub>CCQ</sub> + 0.3	V	4
Input logic low voltage	V <sub>IL(DC)</sub>	-0.3	V <sub>REF</sub> - 0.15	V	4
Input Voltage Level, CK and CK# inputs	V <sub>IN(DC)</sub>	-0.3	V <sub>CCQ</sub> + 0.3	V	
Input Differential Voltage, CK and CK# inputs	V <sub>ID(DC)</sub>	0.36	V <sub>CCQ</sub> + 0.6	V	3
Input crossing point voltage, CK and CK# inputs	V <sub>IX(DC)</sub>	1.15	1.35	V	5
Input leakage current	I <sub>I</sub>	-2	2	uA	
Output leakage current	I <sub>OZ</sub>	-5	5	uA	
Output High Current (Normal strength driver); V <sub>OUT</sub> = V <sub>TT</sub> + 0.84V	I <sub>OH</sub>	-16.8		mA	
Output High Current (Normal strength driver); V <sub>OUT</sub> = V <sub>TT</sub> + 0.84V	I <sub>OL</sub>	16.8		mA	
Output High Current (Half strength driver); V <sub>OUT</sub> = V <sub>TT</sub> + 0.84V	I <sub>OH</sub>	-9		mA	
Output High Current (Half strength driver); V <sub>OUT</sub> = V <sub>TT</sub> + 0.84V	I <sub>OL</sub>	9		mA	

Notes:

- Includes ± 25mV margin for DC offset on V<sub>REF</sub>, and a combined total of 50mV margin for all AC noise and DC offset on V<sub>REF</sub>, bandwidth limited to 20MHz. The DRAM must accommodate DRAM current spikes on V<sub>REF</sub> and internal DRAM noise coupled to V<sub>REF</sub>, both of which may result in V<sub>REF</sub> noise. V<sub>REF</sub> should be de-coupled with an inductance of 3nH.
- V<sub>TT</sub> is not applied directly to the device. V<sub>TT</sub> is a system supply for signal termination resistors, is expected to be set equal to V<sub>REF</sub>, and must track variations in the DC level of V<sub>REF</sub>.
- V<sub>ID</sub> is the magnitude of the difference between the input level on CK and the input level on CK#.
- These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation. The AC and DC input specifications are relative to a V<sub>REF</sub> envelop that has been bandwidth limited to 200MHz.
- The value of V<sub>IX</sub> is expected to equal 0.5\*V<sub>CCQ</sub> of the transmitting device and must track variations in the DC level of the same.

## CAPACITANCE

T<sub>A</sub> = 25°C, f = 1MHz, V<sub>CC</sub> = V<sub>CCQ</sub> = 2.5V

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0-A12, BA0-BA1, RAS#, CAS#, WE#)	C <sub>IN1</sub>	49	57	pF
Input Capacitance (CKE0)	C <sub>IN2</sub>	42	50	pF
Input Capacitance (CS0#)	C <sub>IN3</sub>	42	50	pF
Input Capacitance (CLK0, CLK1, CLK2)	C <sub>IN4</sub>	25	30	pF
Input Capacitance (DM0-DM7)	C <sub>IN5</sub>	6	7	pF
Data and DQS input/output capacitance (DQ0-DQ63)	C <sub>OUT1</sub>	6	7	pF

**IDD SPECIFICATIONS AND TEST CONDITIONS** $0^{\circ}\text{C} \leq \text{TA} \leq 70^{\circ}\text{C}$ ,  $\text{V}_{\text{CC}} = \text{V}_{\text{CCQ}} = 2.5\text{V} \pm 0.2\text{V}$ 

Includes DDR SDRAM component only

Parameter	Symbol	Conditions	DDR333@ CL = 2.5	Units
Operating one bank active-precharge current;	I <sub>DD0</sub>	t <sub>Ck</sub> = t <sub>Ck</sub> (I <sub>DD</sub> ), t <sub>Rc</sub> = t <sub>Rc</sub> (I <sub>DD</sub> ), t <sub>RA</sub> S = t <sub>RA</sub> Smin(I <sub>DD</sub> ); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	720	mA
Operating one bank active-read-precharge current;	I <sub>DD1</sub>	I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = 0; t <sub>Ck</sub> = t <sub>Ck</sub> (I <sub>DD</sub> ), t <sub>Rc</sub> = t <sub>Rc</sub> (I <sub>DD</sub> ), t <sub>RA</sub> S = t <sub>RA</sub> Smin(I <sub>DD</sub> ), t <sub>RCD</sub> = t <sub>RCD</sub> (I <sub>DD</sub> ); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I <sub>DD4W</sub>	920	mA
Precharge power-down current;	I <sub>DD2P</sub>	All banks idle; t <sub>Ck</sub> = t <sub>Ck</sub> (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	24	mA
Precharge quiet standby current;	I <sub>DD2Q</sub>	All banks idle; t <sub>Ck</sub> = t <sub>Ck</sub> (I <sub>DD</sub> ); CKE is HIGH, CS is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	160	mA
Precharge standby current;	I <sub>DD2F</sub>	All banks idle; t <sub>Ck</sub> = t <sub>Ck</sub> (I <sub>DD</sub> ); CKE is HIGH, CS is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	200	mA
Active power-down current;	I <sub>DD3P</sub>	All banks open; t <sub>Ck</sub> = t <sub>Ck</sub> (I <sub>DD</sub> ); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	280	mA
Active standby current;	I <sub>DD3N</sub>	All banks open; t <sub>Ck</sub> = t <sub>Ck</sub> (I <sub>DD</sub> ), t <sub>RA</sub> S = t <sub>RA</sub> Smax(I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS - is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	440	mA
Operating burst write current;	I <sub>DD4W</sub>	All banks open, Continuous burst writes; BL = 4, CL = CL(I <sub>DD</sub> ), AL = 0; t <sub>Ck</sub> = t <sub>Ck</sub> (I <sub>DD</sub> ), t <sub>RA</sub> S = t <sub>RA</sub> Smax(I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	1280	mA
Operating burst read current;	I <sub>DD4R</sub>	All banks open, Continuous burst reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = 0; t <sub>Ck</sub> = t <sub>Ck</sub> (I <sub>DD</sub> ), t <sub>RA</sub> S = t <sub>RA</sub> Smax(I <sub>DD</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>DD</sub> ); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I <sub>DD4W</sub>	1280	mA
Burst auto refresh current;	I <sub>DD5</sub>	t <sub>Ck</sub> = t <sub>Ck</sub> (I <sub>DD</sub> ); Refresh command at every t <sub>RFc</sub> (I <sub>DD</sub> ) interval; CKE is HIGH, CS is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	1360	mA
Self refresh current;	I <sub>DD6</sub>	CK and CK at 0V; CKE 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	24	mA
Operating bank interleave read current;	I <sub>DD7</sub>	All bank interleaving reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>DD</sub> ), AL = t <sub>RCD</sub> (I <sub>DD</sub> ) - 1*t <sub>Ck</sub> (I <sub>DD</sub> ); t <sub>Ck</sub> = t <sub>Ck</sub> (I <sub>DD</sub> ), t <sub>Rc</sub> = t <sub>Rc</sub> (I <sub>DD</sub> ), t <sub>RRD</sub> = t <sub>RRD</sub> (I <sub>DD</sub> ), t <sub>RCD</sub> = 1*t <sub>Ck</sub> (I <sub>DD</sub> ); CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are STABLE during DESELECTS; Data pattern is same as I <sub>DD4R</sub> ; Refer to the following page for detailed timing conditions	2240	mA

Note: These specifications apply to modules built with Samsung components only.

**DETAILED TEST CONDITIONS FOR DDR SDRAM I<sub>DD1</sub> & I<sub>DD7A</sub>****I<sub>DD1</sub> : OPERATING CURRENT : ONE BANK**

1. Typical Case : V<sub>cc</sub>=2.5V, T=25°C
2. Worst Case : V<sub>cc</sub>=2.7V, T=10°C
3. Only one bank is accessed with t<sub>RC</sub> (min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. I<sub>OUT</sub> = 0mA
4. Timing Patterns :
  - DDR333 (166MHz, CL=2.5) : t<sub>CCK</sub>=6ns, BL=4, t<sub>RCD</sub>=10\*t<sub>CCK</sub>, t<sub>RRD</sub>=7\*t<sub>CCK</sub>  
Read : A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst

**I<sub>DD7A</sub> : OPERATING CURRENT : FOUR BANKS**

1. Typical Case : V<sub>cc</sub>=2.5V, T=25°C
2. Worst Case : V<sub>cc</sub>=2.7V, T=10°C
3. Four banks are being interleaved with t<sub>RC</sub> (min), Burst Mode, Address and Control inputs on NOP edge are not changing. I<sub>OUT</sub>=0mA
4. Timing Patterns :
  - DDR333 (166MHz, CL=2.5) : t<sub>CCK</sub>=6ns, BL=4, t<sub>RRD</sub>=3\*t<sub>CCK</sub>, t<sub>RCD</sub>=3\*t<sub>CCK</sub>, Read with Autoprecharge  
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst

Legend:

A = Activate, R = Read, W = Write, P = Precharge, N = NOP

A (0-3) = Activate Bank 0-3

R (0-3) = Read Bank 0-3



**DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND  
RECOMMENDED AC OPERATING CONDITIONS**

Parameter	Symbol	335		Unit	Note
		Min	Max		
Row cycle time	t <sub>RC</sub>	60		ns	
Refresh row cycle time	t <sub>RFC</sub>	72		ns	
Row active time	t <sub>RAS</sub>	42	70K	ns	
RAS to CAS delay	t <sub>RCRD</sub>	18		ns	
Row precharge time	t <sub>RP</sub>	18		ns	
Row active to Row active delay	t <sub>RRD</sub>	12		ns	
Write recovery time	t <sub>WR</sub>	15		ns	
Last data into Read command	t <sub>WTR</sub>	1		t <sub>Ck</sub>	
Col. address to Col. address delay	t <sub>CCD</sub>	1		t <sub>Ck</sub>	
Clock cycle time	t <sub>Ck</sub>	6	12	ns	
Clock high level width	t <sub>CH</sub>	0.45	0.55	t <sub>Ck</sub>	
Clock low level width	t <sub>CL</sub>	0.45	0.55	t <sub>Ck</sub>	
DQS-out access time from CK/CK	t <sub>DQSCK</sub>	-0.6	+0.6	ns	
Output data access time from CK/CK	t <sub>AC</sub>	-0.7	+0.7	ns	
Data strobe edge to output data edge	t <sub>DQSQ</sub>	—	0.45	ns	12
Read Preamble	t <sub>RPRE</sub>	0.9	1.1	t <sub>Ck</sub>	
Read Postamble	t <sub>RPST</sub>	0.4	0.6	t <sub>Ck</sub>	
CK to valid DQS-in	t <sub>DQSS</sub>	0.75	1.25	t <sub>Ck</sub>	
DQS-in setup time	t <sub>WPRES</sub>	0		ns	3
DQS-in hold time	t <sub>WPRE</sub>	0.25		t <sub>Ck</sub>	
DQS falling edge to CK rising-setup time	t <sub>DSS</sub>	0.2		t <sub>Ck</sub>	
DQS falling edge from CK rising-hold time	t <sub>DSH</sub>	0.2		t <sub>Ck</sub>	
DQS-in high level width	t <sub>DQSH</sub>	0.35		t <sub>Ck</sub>	
DQS-in low level width	t <sub>DQL</sub>	0.35		t <sub>Ck</sub>	
DQS-in cycle time	t <sub>BSC</sub>	0.9	1.1	t <sub>Ck</sub>	
Address and Control Input setup time(fast)	t <sub>IS</sub>	0.75		ns	5.7~9
Address and Control Input hold time(fast)	t <sub>IH</sub>	0.75		ns	5.7~9
Address and Control Input setup time(slow)	t <sub>IS</sub>	0.8		ns	6~9
Address and Control Input hold time(slow)	t <sub>IH</sub>	0.8		ns	6~9
Data-out high impedance time from CK/CK	t <sub>HZ</sub>		+0.7	ns	1
Data-out low impedance time from CK/CK	t <sub>LZ</sub>	-0.7	+0.7	ns	1
Output Slew Rate Matching Ratio(rise to fall)	t <sub>SLMR</sub>	0.67	1.5		



**DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND  
RECOMMENDED AC OPERATING CONDITIONS (continued)**


Parameter	Symbol	B3		Unit	Note
		Min	Max		
Mode register set cycle time	tMRD	12		ns	
DQ & DM setup time to DQS	tDS	0.45		ns	
DQ & DM hold time to DQS	tDH	0.45		ns	
Control & Address input pulse width	tIPW	2.2		ns	8
DQ & DM input pulse width	tDIPW	1.75		ns	8
Power down exit time	tPDEX	6		ns	
Exit self refresh to non-Read command	txSNR	75		ns	
Exit self refresh to read command	txSRD	200		tCK	
Refresh interval time	tREFI		7.8	us	4
Output DQS valid window	tQH	tHP-tQHS	—	ns	11
Clock half period	tHP	tCLmin OR tCHmin	—	ns	10, 11
Data hold skew factor	tQHS		0.55	ns	11
DQS write postamble time	tWPST	0.4	0.6	tCK	2
Active to Read with Auto precharge command	tRAP	18			
Autoprecharge write recovery + Precharge time	tDAL	(tWR/tCK) + (tRP/tCK)		tCK	13

**AC OPERATING TEST CONDITIONS**

$V_{CC} = 2.5V$ ,  $V_{CCQ} = 2.5V$ ,  $0^{\circ}C \leq T_A \leq 70^{\circ}C$

Parameter	Value	Unit	Note
Input reference voltage for Clock	$0.5 * V_{CCQ}$	V	
Input signal maximum peak swing	1.5	V	
Input Levels ( $V_{IH}/V_{IL}$ )	$V_{REF}+0.31/V_{REF}-0.31$	V	
Input timing measurement reference level	$V_{REF}$	V	
Output timing measurement reference level	$V_{TT}$	V	
Output load condition	See Load Circuit		

**OUTPUT LOAD CIRCUIT (SSTL\_2)**





## Component Notes


1.  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level but specify when the device output is no longer driving (HZ), or begins driving (LZ).
2. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
3. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tqss.
4. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
5. For command/address input slew rate: 1.0 V/ns
6. For command/address input slew rate: 0.5 V/ns and 1.0 V/ns
7. For CK & CK# slew rate 1.0 V/ns
8. These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.
9. Slew Rate is measured between  $V_{OH(ac)}$  and  $V_{OL(ac)}$ .
10. Min ( $t_{CL}$ ,  $t_{CH}$ ) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for  $t_{CL}$  and  $t_{CH}$ ). For example,  $t_{CL}$  and  $t_{CH}$  are = 50% of the period, less the half period jitter ( $t_{JIT(HP)}$ ) of the clock source, and less the half period jitter due to crosstalk ( $t_{JIT(crosstalk)}$ ) into the clock traces.
11.  $t_{QH} = t_{HP} - t_{QHS}$ , where:  
 $t_{HP}$  = minimum half clock period for any given cycle and is defined by clock high or clock low ( $t_{CH}$ ,  $t_{CL}$ ).  
 $t_{QHS}$  accounts for 1) The pulse duration distortion of on-chip clock circuits; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are, separately, due to data pin skew and output pattern effects, and pchannel to n-channel variation of the output drivers.
12.  $t_{QSQ}$   
Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers for any given cycle.
13.  $t_{DAL} = (t_{WR}/t_{CK}) + (t_{RP}/t_{CK})$   
For each of the terms above, if not already an integer, round to the next highest integer. Example: For DDR266B at CL=2.5 and  $t_{CK}=7.5\text{ ns}$   $t_{DAL} = (15\text{ ns} / 7.5\text{ ns}) + (20\text{ ns} / 7.5\text{ ns}) = (2) + (3)$   $t_{DAL} = 5$  clocks

**ORDERING INFORMATION FOR D3**


Part Number	Speed	CAS Latency	tRCD	tRP	Height*	Temperature
WV3EG32M64ETSU335D3xG	166MHz/333Mb/s	2.5	3	3	28.58 (1.125")	0°C to 70°C

## NOTES:

- Consult Factory for availability of RoHS compliant products. (G = RoHS Compliant)
- Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option

**PACKAGE DIMENSIONS FOR D3**

\* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)

**PART NUMBERING GUIDE**

**Document Title**

256MB – 32Mx64 DDR SDRAM UNBUFFERED

**Revision History**

Rev #	History	Release Date	Status
Rev 0	Created	7-05	Advanced