



**Synchronous DRAM Module 256Mbyte (32Mx64bit), SMM, based  
on 16Mx8, 4Banks, 4K Ref., 3.3V** **Part No. HSD32M64F8K**

## GENERAL DESCRIPTION

The HSD32M64F8K is a 32M x 64 bit Synchronous Dynamic RAM high-density memory module. The module consists of sixteen CMOS 16M x 8 bit with 4banks Synchronous DRAMs in TSOP-II 400mil packages and 2K EEPROM in 8-pin TSSOP package on a 120-pin glass-epoxy. One 0.22uF and two 0.0022uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The HSD32M64F8K is a SMM(Stackable Memory Module type) .Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications All module components may be powered from a single 3.3V DC power supply and all inputs and outputs are LVTTTL-compatible.

## FEATURES

- Part Identification  
HSD32M64F8K : 100MHz (CL=2)
- Burst mode operation
- Auto & self refresh capability (4096 Cycles/64ms)
- LVTTTL compatible inputs and outputs
- Single 3.3V  $\pm$ 0.3V power supply
- MRS cycle with address key programs
  - Latency (Access from column address)
  - Burst length (1, 2, 4, 8 & Full page)
  - Data scramble (Sequential & Interleave)
  
- All inputs are sampled at the positive going edge of the system clock
- The used device is 4M x 8bit x 4Banks SDRAM

## PIN ASSIGNMENT

P1						P2					
PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol
1	Vcc	29	/CS3	57	/RAS	1	Vss	29	A3	57	A6
2	DQ32	30	Vcc	58	/CS0	2	DQ16	30	Vss	58	A5
3	DQ33	31	Vss	59	/CS1	3	DQ17	31	Vcc	59	A4
4	DQ34	32	DQ0	60	Vss	4	DQ18	32	DQ48	60	Vcc
5	DQ35	33	DQ1			5	DQ19	33	DQ49		
6	DQ36	34	DQ2			6	DQ20	34	DQ50		
7	DQ37	35	DQ3			7	DQ21	35	DQ51		
8	DQ38	36	DQ4			8	DQ22	36	DQ52		
9	DQ39	37	DQ5			9	DQ23	37	DQ53		
10	Vcc	38	DQ6			10	Vss	38	DQ54		
11	DQ40	39	DQ7			11	DQ24	39	DQ55		
12	DQ41	40	Vss			12	DQ25	40	Vcc		
13	DQ42	41	DQ8			13	DQ26	41	DQ56		
14	DQ43	42	DQ9			14	DQ27	42	DQ57		
15	DQ44	43	DQ10			15	DQ28	43	DQ58		
16	DQ45	44	DQ11			16	DQ29	44	DQ59		
17	DQ46	45	DQ12			17	DQ30	45	DQ60		
18	DQ47	46	DQ13			18	DQ31	46	DQ61		
19	Vcc	47	DQ14			19	Vss	47	DQ62		
20	DQM4	48	DQ15			20	DQM2	48	DQ63		
21	DQM5	49	Vss			21	DQM3	49	Vcc		
22	REGE	50	DQM0			22	NC	50	DQM6		
23	CKE0	51	DQM1			23	BA0	51	DQM7		
24	NC	52	/WE			24	BA1	52	NC(A12)		
25	Vcc	53	CLK0			25	A10	53	A11		
26	SDA	54	CLK1			26	A0	54	A9		
27	SCL	55	Vss			27	A1	55	A8		
28	/CS2	56	/CAS			28	A2	56	A7		

\* These pins are not used in this module \*\* These pins should be NC in the system which does not support SPD

## \*Pin Names

A0~A11: Address input (Multiplexed)

BA0~BA1: Select bank

DQ0~DQ63: Data input/output

CLK0: Clock input

CKE0: Clock enable input

/CS0~/CS3: Chip select input

/RAS: Row address strobe

/CAS: Column address strobe

/WE: Write enable

DQM0~7: DQM

Vcc: Power supply(3.3V)

Vss: Ground

\*VREF: Power supply for reference

REGE: Register enable

SDA: Serial data I/O

SCL: Serial clock




SA0~2: Address in EEPROM

WP: Write protection


DU: Don't use

NC: No connection

FUNCTIONAL BLOCK DIAGRAM



\* Note  
 1. Unused clock termination : 10kΩ and 12pF  
 2. The actual values of C<sub>b</sub> will depend upon the PLL chosen.



## PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	System clock	Active on the positive going edge to sample all inputs.
/CE	Chip enable	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	Clock enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command.
A0 ~ A11	Address	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA11, Column address : CA0 ~ CA9
BA0 ~ BA1	Bank select address	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
/RAS	Row address strobe	Latches row addresses on the positive going edge of the CLK with /RAS low. Enables row access & precharge.
/CAS	Column address strobe	Latches column addresses on the positive going edge of the CLK with /CAS low. Enables column access.
/WE	Write enable	Enables write operation and row precharge. Latches data in starting from /CAS, /WE active.
DQM0 ~ 7	Data input/output mask	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking)
REGE	Register enable	The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. The inputs are strobed in the latch/flip-flop on the rising edge of CLK. REGE is tied to V <sub>DD</sub> through 10K ohm register on PCB. So if REGE of module is floating, this module will be operated as registerd mode.
DQ0 ~ 63	Data input/output	Data inputs/outputs are multiplexed on the same pins.
WP	Write Protection	WP pin is connected to Vcc. When WP is "high", EEPROM Programming will be inhibited and the entire memory will be write-protected.
Vcc/Vss	Power supply/ground	Power and ground for the input buffers and the core logic.

**ABSOLUTE MAXIMUM RATINGS**

PARAMETER	SYMBOL	RATING
Voltage on Any Pin Relative to Vss	$V_{IN,OUT}$	-1V to 4.6V
Voltage on Vcc Supply Relative to Vss	Vcc	-1V to 4.6V
Power Dissipation	$P_D$	16W
Storage Temperature	$T_{STG}$	-55°C to 150°C
Short Circuit Output Current	$I_{OS}$	50mA

**Notes:**

Permanent device damage may occur if " Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**DC OPERATING CONDITIONS**

(Recommended operating conditions (Voltage referenced to Vss = 0V,  $T_A = 0$  to 70°C )

PARAMETER	SYMBOL	MIN	TYP.	MAX	UNIT	NOTE
Supply Voltage	Vcc	3.0	3.3	3.6	V	
Input High Voltage	$V_{IH}$	2.0	3.0	$V_{CC}+0.3$	V	1
Input Low Voltage	$V_{IL}$	-0.3	0	0.8	V	2
Output High Voltage	$V_{OH}$	2.4	-	-	V	$I_{OH} = -2mA$
Output Low Voltage	$V_{OL}$	-	-	0.4	V	$I_{OL} = 2mA$
Input leakage current	$I_{LI}$	-10	-	10	uA	3

**Notes :**

- $V_{IH}$  (max) = 5.6V AC. The overshoot voltage duration is  $\leq 3ns$ .
- $V_{IL}$  (min) = -2.0V AC. The undershoot voltage duration is  $\leq 3ns$ .
- Any input  $0V \leq V_{IN} \leq V_{DDQ}$ .  
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

**CAPACITANCE**

DESCRIPTION	SYMBOL	MIN	MAX	UNITS
Input capacitance(A0~A11)	$C_{IN1}$	40	80	pF
Input capacitance(/RAS, /CAS,/WE)	$C_{IN2}$	40	80	pF
Input capacitance(CKE0)	$C_{IN3}$	40	80	pF
Input capacitance(CLK0)	$C_{IN4}$	40	64	pF
Input capacitance(/CE0~/CE3)	$C_{IN5}$	40	80	pF
Input capacitance(DQM0~DQM7)	$C_{IN3}$	40	64	pF
Input capacitance(BA0~BA1)	$C_{IN3}$	40	64	pF
Data input/output capacitance (DQ0 ~ DQ63)	$C_{OUT}$	64	104	pF

(Vcc = 3.3V,  $T_A = 23^\circ C$ ,  $f = 1MHz$ ,  $V_{REF} = 1.4V \pm 200 mV$ )

## DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted,  $T_A = 0$  to  $70^\circ\text{C}$ )

PARAMETER	SYMBOL	TEST CONDITION	VERSION		UNIT	NOTE
			-1H	-1L		
Operating current (One bank active)	$I_{CC1}$	Burst length = 1 $t_{RC} \geq t_{RC}(\text{min})$ $I_O = 0\text{mA}$	1,760		mA	1
Precharge standby current in power-down mode	$I_{CC2P}$	$\text{CKE} \leq V_{IL}(\text{max})$ $t_{CC}=10\text{ns}$	16		mA	3
	$I_{CC2PS}$	$\text{CKE} \& \text{CLK} \leq V_{IL}(\text{max})$ $t_{CC}=\infty$	16		mA	3
Precharge standby current in non power-down mode	$I_{CC2N}$	$\text{CKE} \geq V_{IH}(\text{min})$ $/\text{CE} \geq V_{IH}(\text{min}), t_{CC}=10\text{ns}$ Input signals are changed one time during 20ns	320		mA	3
	$I_{CC2NS}$	$\text{CKE} \geq V_{IH}(\text{min})$ $\text{CLK} \leq V_{IL}(\text{max}), t_{CC}=\infty$ Input signals are stable	112			
Active standby current in power-down mode	$I_{CC3P}$	$\text{CKE} \leq V_{IL}(\text{max}), t_{CC}=10\text{ns}$	80		mA	3
	$I_{CC3PS}$	$\text{CKE} \& \text{CLK} \leq V_{IL}(\text{max})$ $t_{CC}=\infty$	80			
Active standby current in non power-down mode (One bank active)	$I_{CC3N}$	$\text{CKE} \geq V_{IH}(\text{min}),$ $/\text{CE} \geq V_{IH}(\text{min}), t_{CC}=10\text{ns}$ Input signals are changed one time during 20ns	480		mA	3
	$I_{CC3NS}$	$\text{CKE} \geq V_{IH}(\text{min})$ $\text{CLK} \leq V_{IL}(\text{max}), t_{CC}=\infty$ Input signals are stable	320			
Operating current (Burst mode)	$I_{CC4}$	$I_O = 0\text{mA}$ Page burst 4Banks Activated $t_{CCD} = 2\text{CLKs}$	2000		mA	1
Refresh current	$I_{CC5}$	$t_{RC} \geq t_{RC}(\text{min})$	3360		mA	2
Self refresh current	$I_{CC6}$	$\text{CKE} \leq 0.2V$	24		mA	3


**Notes:**

1. Measured with outputs open.
2. Refresh period is 64ms.
3. Measured with 1PLL & 3 Drive Ics.
4. Unless otherwise noticed, input swing level is CMOS( $V_{IH}/V_{IL}=V_{DDQ}/V_{SSQ}$ ).


**AC OPERATING TEST CONDITIONS**

(V<sub>CC</sub> = 3.3V ± 0.3V, T<sub>A</sub> = 0 to 70°C)

PARAMETER	Value	UNIT
AC Input levels (V <sub>ih</sub> /V <sub>il</sub> )	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

**OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

PARAMETER	SYMBOL	VERSION		UNIT	NOTE
		-1H	-1L		
Row active to row active delay	t <sub>RRD</sub> (min)	20	20	ns	1
/RAS to /CAS delay	t <sub>RCD</sub> (min)	20	20	ns	1
Row precharge time	t <sub>RP</sub> (min)	20	20	ns	1
Row active time	t <sub>RAS</sub> (min)	50	50	ns	1
	t <sub>RAS</sub> (max)	100		ns	
Row cycle time	t <sub>RC</sub> (min)	70	70	ns	1
Last data in to row precharge	t <sub>RDL</sub> (min)	2		CLK	2,5
Last data in to Active delay	t <sub>DAL</sub> (min)	2 CLK + 20 ns		-	5
Last data in to new col. address delay	t <sub>CDL</sub> (min)	1		CLK	2
Last data in to burst stop	t <sub>BDL</sub> (min)	1		CLK	2
Col. address to col. address delay	t <sub>CCD</sub> (min)	1		CLK	3
Number of valid output data	CAS latency=3	2		ea	4
	CAS latency=2	1			

**Notes :**

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. For -1H/1L,  $t_{RDL}=1CLK$  and  $t_{DAL}=1CLK+20ns$  is also supported .  
( recommend :  $t_{RDL}=2CLK$  and  $t_{DAL}=2CLK + 20ns$ .)

**AC CHARACTERISTICS**

(AC operating conditions unless otherwise noted)

PARAMETER		SYMBOL	-1H		-1L		UNIT	NOTE
			MIN	MAX	MIN	MAX		
CLK cycle time	CAS latency=3	$t_{CC}$	10	1000	10	1000	ns	1
	CAS latency=2		10		12			
CLK to valid output delay	CAS latency=3	$t_{SAC}$		6		6	ns	1,2
	CAS latency=2			6		7		
Output data hold time	CAS latency=3	$t_{OH}$	3		3		ns	1,2
	CAS latency=2		3		3			
CLK high pulse width		$t_{CH}$	3		3		ns	3
CLK low pulse width		$t_{CL}$	3		3		ns	3
Input setup time		$t_{SS}$	2		2		ns	3
Input hold time		$t_{SH}$	1		1		ns	3
CLK to output in Low-Z		$t_{SLZ}$	1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	$t_{SHZ}$		6		6	ns	1
	CAS latency=2			6		7	ns	1

**Notes :**

1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns,  $(tr/2-0.5)ns$  should be added to the parameter.
3. Assumed input rise and fall time ( $t_r$  &  $t_f$ ) = 1ns.  
If  $t_r$  &  $t_f$  is longer than 1ns, transient time compensation should be considered  
i.e.,  $[(t_r + t_f)/2-1]ns$  should be added to the parameter.



## SIMPLIFIED TRUTH TABLE


COMMAND		CKE <sub>n-1</sub>	CKE <sub>n</sub>	/CE	/RAS	/CAS	/WE	DQM	BA <sub>0,1</sub>	A10/AP	A11 A9~A0	NOTE
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2
Refresh	Auto refresh	H	H	L	L	L	H	X	X			3
	Self refresh		Entry									L
		Exit	L	H	L	H	H	X	X			3
	H		X	X	X	3						
Bank active & row addr.		H	X	L	L	H	H	X	V	Row address		
Read & column address	Auto precharge disable	H	X	L	H	L	H	X	V	L	Column Address (A0 ~ A9)	4
	Auto precharge enable									H		4,5
Write & column address	Auto precharge disable	H	X	L	H	L	H	X	V	L	Column Address (A0 ~ A9)	4
	Auto precharge enable						L			4,5		
Burst Stop		H	X	L	H	H	L	X	X			6
Precharge	Bank selection	H	X	L	L	H	L	X	V	L	X	
	All banks								X	H		
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X			
				L	V	V	V					
Exit	L	H	H	X	X	X	X	X	X			
				L	V	V	V					
Precharge power down mode	Entry	H	L	H	X	X	X	X	X			
				L	H	H	H					
Exit	L	H	H	H	X	X	X	X	X			
				L	V	V	V					
DQM		H	X					V	X			7
No operation command		H	X	H	X	X	X	X	X			
				L	H	H	H					

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

**Notes :**

- OP Code : Operand code  
A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS)
- MRS can be issued only at all banks precharge state.  
A new command can be issued after 2 CLK cycles of MRS.
- Auto refresh functions are as same as CBR refresh of DRAM.  
The automatical precharge without row precharge command is meant by "Auto".  
Auto/self refresh can be issued only at all banks precharge state.
- BA0 ~ BA1 : Bank select addresses.  
If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.  
If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.  
If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.  
If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.  
If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
- During burst read or write with auto precharge, new read/write command can not be issued.  
Another bank read/write command can be issued after the end of burst.  
New row active of the associated bank can be issued at t<sub>RP</sub> after the end of burst.
- Burst stop command is valid at every burst length.
- DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

TIMING DIAGRAMS



td, tr = Delay of register (74LVC162835)

**Notes :** 1. In case of module timing, command cycles 1CLK with respect to external input timing at the address and input signal because of the buffering in register (74LVC162835). Therefore, Input/Output signals of read/write function should be issued 1CLK earlier as compared to Unbuffered MODULEs.

2. D<sub>IN</sub> is to be issued 1 clock after write command in external timing because D<sub>IN</sub> is issued directly to module.


]

PACKAGING INFORMATION


Unit : inch [mm]

Front –Side

TOLERANCE :  $\pm 0.008$  [  $\pm 0.20$  ]



Rear-Side



**ORDERING INFORMATION**

Part Number	Density	Org.	Package	Ref.	Vcc	MODE	MAX.frq
HSD32M64F8K-10L	256MByte	32M x 64	120PIN STACKABLE	4K	3.3V	Synch	100MHz