

Technical Summary

**Dual-Channel Direct
Memory Access Controller**

M68000 microprocessors utilize state-of-the-art MOS technology to maximize performance and throughput. The MC68440 dual-channel direct memory access (DDMA) controller is designed to complement the performance and architectural capabilities of M68000 Family microprocessors by moving blocks of data in a quick, efficient manner with minimum intervention from a processor.

The DDMA performs memory-to-memory, peripheral-to-memory, and memory-to-peripheral data transfers by utilizing the following features:

- Two Independent DMA Channels with Programmable Priority
- Asynchronous M68000 Bus Structure with:
 - 24-Bit Address and 16-Bit Data Bus — 64-Lead DIP
 - 32-Bit Address and 16-Bit Data Bus — 68-Lead PGA or PLCC
- Fast Transfer Rates: Up to 5 Mbytes/Sec at 10 MHz, No Wait States
- Fully Supports All M68000 Bus Options such as Halt, Bus Error, and Retry
- FIFO Locked Step Support with Device Transfer Complete Signal
- Can Operate on an 8-Bit Data Bus with the MC68008
- Flexible Request Generation:
 - Internal, Maximum Rate
 - Internal, Limited Rate
 - External, Cycle Steal
 - External, Burst
- Programmable 8-Bit or 16-Bit Peripheral Device Types:
 - Explicitly Addressed:
 - M68000 Type
 - Implicitly Addressed:
 - Device with Request and Acknowledge
 - Device with Request, Acknowledge, and Ready
- Noncontiguous Block Transfer Operation (Continue Mode)
- Block Transfer Restart Operation (Reload Mode)
- Pin (DIP only) and Register Compatible Functional Subset of the MC68450 DMAC

INTRODUCTION

The main purpose of a direct memory access controller (DMAC) in any system is to transfer data at very high rates, usually much faster than a microprocessor under software control can handle. The term DMA is used to refer to the ability of a peripheral device to access memory in a system in the same manner as a microprocessor does. DMA operations can occur concurrently with other microprocessor operations, greatly boosting overall system performance.

Figure 1 illustrates a typical system configuration using a DMA interface to a high-speed disk storage device. In a system such as this, the DDMA moves blocks of data between the disk and memory at rates approaching the limits of the memory bus since data movement is implemented in high-speed MOS hardware. A block of data consists of a sequence of byte or word operands starting at a specific address in memory with the length of the block determined by a transfer count (see Figure 2). A single-channel operation may involve the transfer of several blocks of data between the memory and a device.




Figure 1. Typical M68000-Based System Configuration




Figure 2. Data Block Format

Any operation involving the DDMA follows the same basic steps: channel initialization by the main processor, data transfer, and block termination. In the initialization phase, the host processor loads the registers of the DDMA with control information, address pointers, and transfer counts and then starts the channel. During the transfer phase, the DDMA accepts requests for operand transfers and provides addressing and bus control for the transfers. The termination phase occurs after the operation is complete when the DDMA indicates the status of the operation in a status register. During all phases of a data transfer operation, the DDMA will be in one of three operating modes:

- IDLE** The DDMA enters this state when it is reset by an external device and waiting for initialization by the main processor or an operand transfer request from a peripheral.
- MPU** The DDMA enters this state when selected by another bus master in the system (usually the main processor). In this mode, the DDMA internal registers are written or read to control channel operation or to check the status of a block transfer.
- DMA** The DDMA enters this state when it is acting as a bus master to perform an operand transfer.

TRANSFER MODES

The DDMA can perform implicitly addressed or explicitly addressed data transfers. Implicitly addressed devices do not require the generation of a device data register address for a data transfer. Such a device is controlled by a five-signal device control interface on the DDMA during implicit address transfers (see Figure 3). Since only memory is addressed during such a data transfer, this method is called the single-address method.




Figure 3. Implicitly Addressed Device Interface

Explicitly addressed devices require that a data register within the peripheral device be addressed. No signals other than the M68000 asynchronous bus control signals are needed to interface with such a device, although any of the five device control signals may be used. Because the address bus is used to access the peripheral, the data cannot be directly transferred to/from memory since memory also requires addressing. Therefore, data is transferred from the source to an internal holding register in the DDMA and then transferred to the destination during a second bus transfer (see Figure 4). Since both memory and the device are addressed during such a data transfer, this method is called the dual-address method.




Figure 4. Dual-Address Transfer Sequence


REQUEST MODES

6

Requests may be externally generated by a device or internally generated by the autorequest mechanism of the DDMA. Autorequests may be generated either at the maximum rate, where the channel always has a request pending, or at a limited rate determined by selecting a portion of the bus bandwidth to be available for DMA activity. External requests can be either burst requests or cycle-steal requests generated by the request signal associated with each channel.

REGISTERS

The DDMA contains 17 on-chip registers for each of the two channels plus one general control register, all of which are under complete software control. The user programmer's model of the registers is shown in Figure 5.



* Word-aligned register pairs.

Figure 5. Programmer's Model

The DDMA registers contain information about the data transfer such as the source and destination address and function codes, transfer count, operand size, device port size, channel priority, continuation address and transfer count, and the function of the peripheral control line. One register also provides status and error information on channel activity, peripheral inputs, and various events which may have occurred during a DMA transfer. A general control register selects the bus utilization factor to be used in limited-rate auto-request DMA operations.

SIGNAL DESCRIPTION

The following paragraphs contain a brief description of the input and output signals. Included at the end of the functional description of the signals is a table describing the electrical characteristics of each pin (i.e., the type of driver used).

NOTE

The terms **assertion** and **negation** will be used extensively to avoid confusion when dealing with a mixture of active-low and active-high signals. The term **assert** or **assertion** is used to indicate that a signal is active or true, independent of whether that level is represented by a high or low voltage. The term **negate** or **negation** is used to indicate that a signal is inactive or false.

SIGNAL ORGANIZATION

The input and output signals can be functionally organized into the groups shown in Figures 6 and 7. The signal functions are discussed in the following paragraphs.

6




Figure 6. 64-Lead DIP Functional Signal Organization




Figure 7. 68-Lead PGA/PLCC Functional Signal Organization

Address/Data Bus (A8/D0–A23/D15)

This 16-bit bus is time multiplexed to provide address outputs during the DMA mode of operation and is used as a bidirectional data bus to input data from an external device (during an MPU write or DMA read) or to output data to an external device (during an MPU read or a DMA write). This three-state bus is demultiplexed using external latches and buffers controlled by the multiplex control lines.

Lower Address Bus (A1–A7)

These bidirectional three-state lines are used to address the DDMA internal registers in the MPU mode and to provide the lower seven address outputs in the DMA mode.

Upper Address Bus (A24–A31)

When in a PGA or PLCC package, the DDMA implements an expanded addressing range with the addition of eight address lines. This allows the DDMA to linearly access 4 Gbytes in any of 16 address spaces. Address lines A24–A31 are nonmultiplexed, with timing characteristics identical to address lines A1–A7.

Function Codes (FC0–FC3)

These three-state outputs are used in the DMA mode to further qualify the value on the address bus to provide eight separate address spaces that may be defined by the user. The value placed on these lines is taken from one of the internal function code registers, depending on the source register for the address used during a DMA bus cycle.

NOTE

FC3 is only available with the PGA and PLCC packages.

Asynchronous Bus Control

Asynchronous data transfers are handled using the following control signals: chip select, address strobe, read/write, upper and lower data strobes (or A0 and data strobe when using an 8-bit bus), and data transfer acknowledge. These signals are described in the following paragraphs.

6

CHIP SELECT (\overline{CS}). This input selects the DDMA for an MPU bus cycle. When \overline{CS} is asserted, the address on A1–A7 and the data strobes (or A0 when using an 8-bit bus) select the internal DDMA register that will be involved in the transfer. \overline{CS} should be generated by qualifying an address decode signal with the address and data strobes.

ADDRESS STROBE (\overline{AS}). This bidirectional signal is an output in the DMA mode to indicate that a valid address is present on the address bus. In the MPU or IDLE modes, \overline{AS} is an input to determine when the DDMA can take control of the bus (if the DDMA has requested and been granted use of the bus).

READ/WRITE (R/\overline{W}). This bidirectional signal indicates the direction of a data transfer during a bus cycle. In the MPU mode, a high level indicates a transfer from the DDMA to the data bus, and a low level indicates a transfer from the data bus to the DDMA. In the DMA mode, a high level indicates a transfer from the addressed memory or device to the data bus, and a low level indicates a transfer from the data bus to the addressed memory or device.

UPPER AND LOWER DATA STROBES ($\overline{UDS}/A0$, $\overline{LDS}/\overline{DS}$). These bidirectional lines are used for different purposes, depending on whether the DDMA is operating on an 8-bit or 16-bit bus.

When using a 16-bit bus, these pins function as \overline{UDS} and \overline{LDS} . During any bus cycle, \overline{UDS} is asserted if data is to be transferred over data lines D8–D15, and \overline{LDS} is asserted if data is to be transferred over data lines D0–D7. $\overline{UDS}/\overline{LDS}$ are asserted by the DDMA when operating in the DMA mode and by another bus master when in the MPU mode.

When using an 8-bit bus, these pins function as A0 and \overline{DS} . A0 is an extension to the lower address lines to provide the address of a byte in the 16 Mbyte address map and is valid when A1–A7 are valid. \overline{DS} is used as a data strobe to enable external data buffers and to indicate that valid data is on the bus during a write cycle.

DATA TRANSFER ACKNOWLEDGE (\overline{DTACK}). This bidirectional line signals that an asynchronous bus cycle may be terminated. In the MPU mode, this output indicates that the DDMA has accepted data from the MPU or placed data on the bus for the MPU. In the DMA mode, this input is monitored by the DDMA to determine when to terminate a bus cycle. As long as \overline{DTACK} remains negated, the DDMA will insert wait cycles into a bus cycle; when \overline{DTACK} is asserted, the bus cycle will be terminated (except when PCL is used as a ready signal, in which case both signals must be asserted before the cycle is terminated).

BUS EXCEPTION CONTROL ($\overline{BEC0}$ – $\overline{BEC2}$). These inputs provide an encoded signal that indicates an abnormal bus condition such as a bus error or reset.

Multiplex Control

These signals are used to control external multiplex/demultiplex devices to separate the address and data information on the A8/D0–A23/D15 lines and to transfer data between the upper and lower halves of the data bus during certain DMA bus cycles.

Figure 8 shows the five external devices needed to demultiplex the address/data pins and the interconnection of the multiplex control signals. The SN74LS245 that can connect the upper and lower halves of the data bus is needed only if an 8-bit device is used to transfer data to or from a 16-bit system data bus during single address transfers. When the DDMA is used on an 8-bit data bus with 8-bit devices, only the SN74LS245 buffer for D0–D7 is needed.




Figure 8. Demultiplex Logic

OWN (\overline{OWN}). This output indicates that the DDMA is controlling the bus. It is used as the enable signal to turn on the external address latch drivers and control signal buffers.

UPPER ADDRESS STROBE (\overline{UAS}). This output is used as the gate signal to the transparent latches that capture the value of A8–A23 on the multiplexed address/data bus.

DATA BUFFER ENABLE (\overline{DBEN}). This output is used as the enable signal to the external bidirectional data buffers.

DATA DIRECTION (\overline{DDIR}). This output controls the direction of the external bidirectional data buffers. If \overline{DDIR} is high, the data transfer is from the DDMA to the data bus. If \overline{DDIR} is low, the data transfer is from the data bus to the DDMA.

HIGH BYTE ($\overline{\text{HIBYTE}}$). This bidirectional signal determines the size of the bus used by the DDMA during a reset operation. If this signal is asserted (tied to ground) during reset, the data bus size is eight bits, and $\overline{\text{HIBYTE}}$ will not be used as an output. If this signal is negated (pulled high by a resistor) during reset, the data bus size is assumed to be 16 bits, and $\overline{\text{HIBYTE}}$ will be used as an output during single-address DMA transfers between an 8-bit device and a 16-bit memory. As an output, $\overline{\text{HIBYTE}}$ indicates that data present on data lines D8–D15 must be transferred to data lines D0–D7 or vice versa through an external buffer during a single-address transfer between an 8-bit device and a 16-bit memory.

Bus Arbitration Control

These three signals form a bus arbitration circuit used to determine which device in a system will be the current bus master.

BUS REQUEST ($\overline{\text{BR}}$). This output is asserted by the DDMA to request control of the bus.

BUS GRANT ($\overline{\text{BG}}$). This input is asserted by an external bus arbiter to inform the DDMA that it may assume bus mastership as soon as the current bus cycle is completed. The DDMA will not take control of the bus until $\overline{\text{CS}}$, $\overline{\text{IACK}}$, $\overline{\text{AS}}$, and $\overline{\text{BGACK}}$ are all negated.

BUS GRANT ACKNOWLEDGE ($\overline{\text{BGACK}}$). This bidirectional signal is asserted by the DDMA to indicate that it is the current bus master. $\overline{\text{BGACK}}$ is monitored as an input to determine when the DDMA can become bus master and if a bus master other than the system MPU is a master during limited-rate auto-request operation.

6

Interrupt Control

These two signals form an interrupt request/acknowledge handshake circuit with an MPU.

INTERRUPT REQUEST ($\overline{\text{IRQ}}$). This output is asserted by the DDMA to request service from the MPU.

INTERRUPT ACKNOWLEDGE ($\overline{\text{IACK}}$). This input is asserted by the MPU to acknowledge that it has received an interrupt from the DDMA. In response to the assertion of $\overline{\text{IACK}}$, the DDMA will place a vector on D0–D7 that will be used by the MPU to fetch the address of the proper DDMA interrupt handler routine.

Device Control

These eight lines perform the interface between the DDMA and two peripheral devices. Two sets of three lines are dedicated to a single DDMA channel and its associated peripheral; the remaining two lines are global signals shared by both channels.

REQUEST ($\overline{\text{REQ0}}$, $\overline{\text{REQ1}}$). These inputs are asserted by a peripheral device to request an operand transfer between that peripheral device and memory. In the cycle-steal request generation mode, these inputs are edge sensitive; in burst mode, they are level sensitive.

ACKNOWLEDGE ($\overline{\text{ACK0}}$, $\overline{\text{ACK1}}$). These outputs are asserted by the DDMA to signal to a peripheral that an operand is being transferred in response to a previous transfer request.

PERIPHERAL CONTROL LINE (PCL0 , PCL1). These inputs are multipurpose signals that may be programmed to function as ready, abort, reload, status, or interrupt inputs.

DATA TRANSFER COMPLETE ($\overline{\text{DTC}}$). This output is asserted by the DDMA during any DDMA bus cycle to indicate that the data has been successfully transferred (i.e., the bus cycle was not terminated abnormally).

6

DONE ($\overline{\text{DONE}}$). This bidirectional signal is asserted by the DDMA or a peripheral device during any DMA bus cycle to indicate that the data being transferred is the last item in a block. The DDMA will assert this signal during a bus cycle when the memory transfer count register is decremented to zero and the continue bit in the channel control register is not set. Because this signal has two purposes, a pullup resistor (1k–2k Ω) should be tied to this signal to ensure that no interchannel interactions occur.

Clock (CLK)

The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the DDMA. The clock input should not be gated off at any time, and the clock signal must conform to minimum and maximum pulse-width times.

No Connection (NC)

Six pins are unconnected to maintain pin compatibility with the MC68450 DMAC; these pins are in the positions of the device control signals for channels 2 and 3 ($\overline{\text{REQ2}}$, $\overline{\text{ACK2}}$, $\overline{\text{PCL2}}$, $\overline{\text{REQ3}}$, $\overline{\text{ACK3}}$, and $\overline{\text{PCL3}}$) on the DMAC. It is suggested that these pins be left unconnected to allow future expansion; however, if a DDMA is placed into a socket designed to also accommodate a DMAC, the four input signals will be ignored, and the two output signals will be allowed to float.

SIGNAL SUMMARY

Table 1 is a summary of all the signals discussed in the previous paragraphs.

Table 1. Signal Summary


Signal Name	Direction	Active State	Driver Type
A8/D0–A23/D15	In/Out	High	Three State
A1–A7	In/Out	High	Three State
A24–A31 — PGA/PLCC Only	Out	High	Three State
FC0–FC2	Out	High	Three State
FC3 — PGA/PLCC Only	Out	High	Three State
\overline{CS}	In	Low	—
\overline{AS}	In/Out	Low	Three State*
$\overline{R/W}$	In/Out	High/Low	Three State*
$\overline{UDS/A0}$	In/Out	Low/High	Three State*
$\overline{LDS/DS}$	In/Out	Low	Three State*
\overline{DTACK}	In/Out	Low	Open Drain*
\overline{OWN}	Out	Low	Open Drain*
\overline{UAS}	Out	Low	Three State*
\overline{DBEN}	Out	Low	Three State*
\overline{DDIR}	Out	High/Low	Three State*
\overline{HIBYTE}	In/Out	Low	Three State*
$\overline{BEC0-BEC2}$	In	Low	—
\overline{BR}	Out	Low	Open Drain
\overline{BG}	In	Low	—
\overline{BGACK}	In/Out	Low	Open Drain*
\overline{IRQ}	Out	Low	Open Drain
\overline{IACK}	In	Low	—
$\overline{REQ0}, \overline{REQ1}$	In	Low	—
$\overline{ACK0}, \overline{ACK1}$	Out	Low	Three State*
$\overline{PCL0}, \overline{PCL1}$	In	Programmed	—
\overline{DTC}	Out	Low	Three State*
\overline{DONE}	In/Out	Low	Open Drain
\overline{CLK}	In	—	—


*These signals require a pullup resistor to maintain a high voltage when in the high-impedance or negated state. However, when these signals go to the high-impedance or negated state, they will momentarily drive the pin high to reduce the signal rise time.

REGISTER DESCRIPTION

Figure 9 shows the memory-mapped locations of the registers for each channel on a 16-bit bus. Figure 10, the register summary, can be used for a quick reference to the bit definitions within each register. The register locations defined as “null” may be read or written; however, a write access will not affect any DDMA channel operation, and a read access will always return all ones. In the descriptions of each register, some bits are defined as “not used”; writes to those bits will have no affect, and they will always read as zeros.

The register memory map is identical to the register memory map for the MC68450 DMAC, including the individual bit assignments within the registers. However, not all functional options available on the DMAC are available on the DDMA and vice versa, and the channel 2 and 3 registers on the DMAC are treated as null registers on the DDMA. If any programmable options labeled “MC68450 Reserved” or “Undefined, Reserved” are programmed into a DDMA channel, a configuration error occurs when the MPU attempts to start that channel.



 NULL BIT POSITION

- * All accesses to channel 2 and 3 registers will be treated as null accesses.
- ** When operated on an 8-bit bus, all register data is transferred over D0-D7, the word and long word registers are then accessed as a contiguous set of bytes.
- *** The GCR is located at FF only.

Figure 9. Register Memory Map

6

All registers within the DDMA are always accessible as bytes or words by the MPU (assuming that the MPU can gain control of the DMA bus); however, some registers can not or should not be modified while a channel is actively transferring data. If a register can not be modified during operation and an attempt is made to write to it, an operation timing error is signaled and the channel operation is aborted.

RESET OPERATION RESULTS

When the DDMA is reset, either during a system powerup sequence or to reinitialize the DDMA, many of the registers will be affected and will be set to known values. Table 2 lists the hexadecimal value that will be placed in each register by a reset operation.

Table 2. Reset Operation Results

Register	Value	Comments
MARc	XXXXXXXX	Not Affected
DARc	XXXXXXXX	"
BARc	XXXXXXXX	"
MFCRc	X	"
DFCRc	X	"
BFCRc	X	"
MTCRc	XXXX	"
BTCRc	XXXX	"
NIVRc	0F	Uninitialized Vector
EIVRc	0F	Uninitialized Vector
CPRc	00	
DCRc	00	
OCRc	00	
SCRc	00	
CCRc	00	Channel Not Active, Interrupts Disabled
CSRc	00 or 01	(Depending on the Level of PCLc)
CERc	00	No Errors
GCR	00	

X — Indicates an unknown value or the previous value of the register.
 c — Indicates the channel number (i.e., 0 or 1).

ELECTRICAL SPECIFICATIONS

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 to +7.0	V
Input Voltage	V_{in}	-0.3 to +7.0	V
Operating Temperature Range	T_A	0 to 70	°C
Storage Temperature	T_{stg}	-55 to 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Symbol	Value	Unit
Thermal Resistance	θ_{JA}		θ_{JC}		°C/W
Ceramic (L Suffix)		30		15*	
Plastic (P Suffix)		30		15*	
Pin Grid Array (R Suffix)		33		15	
Pin Grid Array (RC Suffix)		TBD		TBD	
PLCC (FN Suffix)		TBD		TBD	

*Estimated

POWER CONSIDERATIONS

The average chip-junction temperature, T_J , in $^{\circ}\text{C}$ can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

where:

T_A = Ambient Temperature, $^{\circ}\text{C}$

θ_{JA} = Package Thermal Resistance,
Junction-to-Ambient, $^{\circ}\text{C}/\text{W}$

P_D = $P_{INT} + P_{I/O}$

P_{INT} = $I_{CC} \times V_{CC}$, Watts – Chip Internal Power

$P_{I/O}$ = Power Dissipation on Input and Output
Pins – User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected.

The following is an approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected):

$$P_D = K \div (T_J + 273^{\circ}\text{C}) \quad (2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

The total thermal resistance of a package (θ_{JA}) can be separated into two components, θ_{JA} and θ_{CA} , representing the barrier to heat flow from the semiconductor junction to the package (case) surface (θ_{JC}) and from the case to the outside ambient (θ_{CA}). These terms are related by the equation:

$$\theta_{JA} = \theta_{JC} + \theta_{CA} \quad (4)$$

θ_{JC} is device related and cannot be influenced by the user. However, θ_{CA} is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling, and thermal convection. Thus, good thermal management on the part of the user can significantly reduce θ_{CA} so that θ_{JA} approximately equals θ_{JC} . Substitution of θ_{JC} for θ_{JA} in equation (1) will result in a lower semiconductor junction temperature.

Values for thermal resistance presented in this document, unless estimated, were derived using the procedure described in Motorola Reliability Report 7843, "Thermal Resistance Measurement Method for MC68XX Microcomponent Devices," and are provided for design purposes only. Thermal measurements are complex and dependent on procedure and setup. User-derived values for thermal resistance may differ.

Figure 11 illustrates the graphic solution to the previous equations for the specification power dissipation of 1.50 watts over the ambient temperature range of -55°C to 125°C using an average θ_{JA} of $40^{\circ}\text{C}/\text{watt}$ to represent the various MC68440 packages. However, actual θ_{JA} 's in the range of 30°C to $50^{\circ}\text{C}/\text{watt}$ only change the curve slightly.




Figure 11. Power Dissipation versus Ambient Temperature


DC ELECTRICAL SPECIFICATIONS ($V_{CC}=4.75\text{ V to }5.25\text{ V}$, $GND=0\text{ V}$, $T_A=0^\circ\text{C to }70^\circ\text{C}$, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	All Inputs V_{IH}	2.0	V_{CC}	V
Input Low Voltage	All Inputs V_{IL}	$GND - 0.3$	0.8	V
Input Leakage Current (α 5.25 V)	All Inputs I_{in}	—	10	μA
Input Capacitance ($V_{in}=0\text{ V}$, $T_A=25^\circ\text{C}$, Frequency = 1 MHz)	All Inputs C_{in}	—	13	pF
Three-State (Off-State) Input Current (α 2.4V/0.4V)	\overline{AS} , A1-A7, \overline{BGACK} , \overline{DTACK} , A8/D0-A23/D15, \overline{HIBYTE} , $\overline{LDS/DS}$, $\overline{UDS/A0}$, R/W I_{TSI}	—	20	μA
Open-Drain (Off-State) Input Current (α 5.25 V)	\overline{IRQ} , \overline{DONE} I_{DD}	—	20	μA
Output High Voltage ($I_{OH} = -400\text{ }\mu\text{A}$ Minimum)	\overline{AS} , A1-A7, A8/D0-A23/D15, $\overline{ACK0}$, $\overline{ACK1}$, \overline{BR} , \overline{BGACK} , \overline{DBEN} , \overline{DDIR} , \overline{DTACK} , \overline{OWN} , $\overline{LDS/DS}$, $\overline{UDS/A0}$, R/W, \overline{UAS} , \overline{DTC} , FC0-FC2, \overline{IRQ} , \overline{DONE} , \overline{HIBYTE} V_{OH}	2.4	—	V
Output Low Voltage ($I_{OL} = 3.2\text{ mA}$ Minimum) ($I_{OL} = 5.3\text{ mA}$ Minimum) ($I_{OL} = 8.9\text{ mA}$ Minimum)	A1-A7, FC0-FC2 A8/D0-A23/D15, $\overline{ACK0}$, $\overline{ACK1}$, \overline{AS} , \overline{BGACK} , \overline{BR} , \overline{DBEN} , \overline{DDIR} , \overline{DTACK} , \overline{DTC} , \overline{HIBYTE} , $\overline{LDS/DS}$, $\overline{UDS/A0}$, \overline{OWN} , R/W, \overline{UAS} , \overline{IRQ} , \overline{DONE} V_{OL}	—	0.5	V
Power Dissipation at 0°C (Frequency = 8 MHz)	P_D	—	1.5	W
Output Load Capacitance	C_L	—	130	pF

AC ELECTRICAL SPECIFICATIONS — CLOCK TIMING (see Figure 12)

6

Num.	Characteristic	Symbol	8 MHz		10 MHz		Unit		
			Min	Max	Min	Max			
	Frequency of Operation	f	2.0	8.0	2.0	10.0	2.0	12.5	MHz
1	Clock Period	t_{cyc}	125	500	100	500	80	500	ns
2,3	Clock Pulse Width	t_{CL} , t_{CH}	55	250	45	250	35	250	ns
4,5	Clock Rise and Fall Times	t_{CR} , t_{CF}	—	10	—	10	—	5	ns



NOTE: Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 V and 2.0 V.

Figure 12. Clock Input Timing Diagram

AC ELECTRICAL SPECIFICATIONS — READ AND WRITE CYCLES ($V_{CC} = 4.75$
V to 5.25 V, GND = 0 V, $T_A = 0^\circ\text{C}$ to 70°C , unless otherwise noted; see Figures 13–19)

Num.	Characteristic	Symbol	8 MHz		10 MHz		Unit
			Min	Max	Min	Max	
6	MPU Address Valid to $\overline{\text{CS}}$ Low	t_{ADVCSL}	0	—	0	—	ns
7	MPU $\overline{\text{AS}}$ High to Address Invalid	t_{ASHADI}	0	—	0	—	ns
8	Asynchronous Input Setup Time	t_{ASI}	20	—	20	—	ns
9	Data Strobe(s) Low to $\overline{\text{CS}}$ Low	t_{DSLCSL}	0	—	0	—	ns
10 ¹	$\overline{\text{CS}}$ Low to $\overline{\text{DDIR}}$ High (MPU Read)	t_{CSLDDHR}	2 Clks + 20	3 Clks + 80	2 Clks + 20	3 Clks + 70	ns
11 ¹	$\overline{\text{CS}}$ Low to $\overline{\text{DBEN}}$ Low (MPU Read)	t_{CSLENLR}	2.5 Clks + 20	3.5 Clks + 80	2.5 Clks + 20	3.5 Clks + 70	ns
12 ¹	$\overline{\text{CS}}$ Low to Data Out Valid (MPU Read)	t_{CSLDOV}	2 Clks + 20	3 Clks + 110	2 Clks + 20	3 Clks + 95	ns
13 ¹	$\overline{\text{CS}}$ Low to $\overline{\text{DTACK}}$ Low (MPU Read)	t_{CSLDTLR}	3.5 Clks + 20	4.5 Clks + 80	3.5 Clks + 20	4.5 Clks + 70	ns
14	Clock High to Data Out Valid	t_{CHDOV}	—	90	—	75	ns
15	$\overline{\text{CS}}$ High to $\overline{\text{DDIR}}$ High Impedance	t_{CSHDOZ}	—	60	—	50	ns
16	$\overline{\text{CS}}$ High to $\overline{\text{DBEN}}$ High Impedance	t_{CSHENZ}	—	60	—	50	ns
17	$\overline{\text{CS}}$ High to Data High Impedance	t_{CSHDZ}	—	60	—	50	ns
18	Clock Low to $\overline{\text{DTACK}}$ Low	t_{CLDTL}	—	60	—	50	ns
19	$\overline{\text{DTACK}}$ Low to $\overline{\text{CS}}$ High	t_{DTLSCH}	0	—	0	—	ns
20	$\overline{\text{CS}}$ High to $\overline{\text{DTACK}}$ High	t_{CSHDTH}	—	50	—	45	ns
21	$\overline{\text{CS}}$ High to $\overline{\text{DTACK}}$ High Impedance	t_{CSHDTZ}	—	60	—	50	ns
22	$\overline{\text{CS}}$ Width High	t_{CSWH}	1	—	1	—	Clk Per
23	R/W Low to $\overline{\text{CS}}$ Low	t_{RWLCSL}	0	—	0	—	ns
24 ¹	$\overline{\text{CS}}$ Low to $\overline{\text{DDIR}}$ Low (MPU Write)	t_{CSLDDLW}	1 Clk + 20	2 Clks + 80	1 Clk + 20	2 Clks + 70	ns
25 ¹	$\overline{\text{CS}}$ Low to $\overline{\text{DBEN}}$ Low (MPU Write)	t_{CSLENLW}	1.5 Clks + 20	2.5 Clks + 80	1.5 Clks + 20	2.5 Clks + 70	ns
26	$\overline{\text{CS}}$ Low to Data In Valid (MPU Write)	t_{CSLDIV}	—	3	—	3	Clk Per
27 ¹	$\overline{\text{CS}}$ Low to $\overline{\text{DTACK}}$ Low (MPU Write)	t_{CSLDTLW}	2.5 Clks + 20	3.5 Clks + 80	2.5 Clks + 20	3.5 Clks + 70	ns
28 ⁸	$\overline{\text{DDIR}}$ Low to $\overline{\text{DBEN}}$ Low	t_{DDLENL}	30	—	20	—	ns
29	$\overline{\text{DBEN}}$ Low to Data In Valid	t_{ENLDIV}	—	105	—	80	ns
30	Data In Valid to Clock High (Setup Time)	t_{DIVCH}	15	—	15	—	ns
31 ⁸	$\overline{\text{DTACK}}$ Low to $\overline{\text{DDIR}}$ High	t_{DTLDDH}	125	—	100	—	ns
32 ⁸	$\overline{\text{DTACK}}$ Low to $\overline{\text{DBEN}}$ High	t_{DTLENH}	65	—	50	—	ns

AC ELECTRICAL SPECIFICATIONS — READ AND WRITE CYCLES

(Continued)

Num.	Characteristic	Symbol	8 MHz		10 MHz		Unit
			Min	Max	Min	Max	
33 ⁸	\overline{DBEN} High to \overline{DDIR} High (Read)	t_{ENHDDH}	30	—	20	—	ns
34	\overline{CS} High to Data Not Valid	t_{CSHDNV}	0	—	0	—	ns
34a	Clock Low to Data Not Valid	t_{CLDNV}	0	—	0	—	ns
35	\overline{REQ} Width Low	t_{REQ}	2	—	2	—	Clk Per
36	\overline{REQ} Low to \overline{BR} Low	$t_{REQLBRL}$	2 Clks +20	3 Clks +80	2 Clks +20	3 Clks +70	ns
37 ²	\overline{REQ} Low to \overline{BGACK} Low	$t_{REQLBKL}$	4	—	4	—	Clk Per
38	Clock High to \overline{BR} Low	t_{CHBRL}	—	60	—	50	ns
39 ³	\overline{BR} Low to \overline{BG} Low	t_{BRLBGL}	-1	—	-1	—	Clk Per
40 ³	\overline{BR} Low to \overline{AS} In High	t_{BRLASH}	-1	—	-1	—	Clk Per
41	Clock High to \overline{BR} High Impedance	t_{CHBRZ}	—	60	—	50	ns
42	Clock Low to \overline{OWN} Low	t_{CLOL}	—	60	—	50	ns
43	Clock High to \overline{BGACK} Low	t_{CHBKL}	—	60	—	50	ns
44 ⁸	\overline{BGACK} Low to \overline{BR} High Impedance	t_{BKLBRZ}	60	1 Clk +60	50	1 Clk +50	ns
45	\overline{BGACK} to \overline{BG} High	t_{BKLBGH}	0	—	0	—	ns
46 ²	\overline{AS} , \overline{CS} In High to \overline{BGACK} Low	t_{ASHBKL}	2	—	2	—	Clk Per
47 ²	Clock Low on which \overline{OWN} Asserted to Clock High on which \overline{AS} Asserted	t_{OLASL}	—	1.5	—	1.5	Clk Per
48	Clock High to \overline{BGACK} High	t_{CHBKH}	—	60	—	50	ns
49	Clock High to \overline{BGACK} High Impedance	t_{CHBKZ}	—	65	—	55	ns
50	Clock Low to \overline{OWN} High	t_{CLOH}	—	60	—	50	ns
51	Clock Low to \overline{OWN} High Impedance	t_{CHOZ}	—	65	—	55	ns
52 ^{4,8}	\overline{BGACK} High to \overline{OWN} High	t_{BKHOH}	30	—	20	—	ns
53 ⁸	\overline{DTC} High Impedance to \overline{BGACK} High	t_{TCZBKH}	—	1 Clk +60	—	1 Clk +50	ns
54	Clock High to Address/FC Valid	t_{CHAV}	—	90	—	75	ns
55	Clock High to Control and Nonmultiplexed Bus Lines High Impedance	t_{CHNXZ}	—	60	—	50	ns
56	CLK Low to Multiplexed Address Bus High Impedance	t_{CLMXAZ}	—	60	—	50	ns
57	Data In Valid to Clock High (Setup Time)	t_{DIVCH}	15	—	15	—	ns
58	Clock High to \overline{UAS} Low	t_{CHUL}	—	90	—	75	ns
59	Clock High to \overline{UAS} High	t_{CHUH}	—	60	—	50	ns
60 ⁸	\overline{UAS} High to Address Invalid	t_{UHAI}	20	—	20	—	ns
61 ⁸	Address/FC Valid to \overline{AS} \overline{DS} (Read), \overline{AS} (Write) Low	t_{AVSL}	60	—	50	—	ns
62	\overline{AS} , \overline{DS} Width Low (Read)	t_{ASLR}	125	—	100	—	ns
63	Clock Low to \overline{AS} , \overline{DS} High	t_{CLSH}	—	60	—	50	ns
64 ⁸	\overline{AS} , \overline{DS} High to Address FC Data Invalid	t_{SHAI}	40	—	20	—	ns

AC ELECTRICAL SPECIFICATIONS — READ AND WRITE CYCLES

(Continued)

Num.	Characteristic	Symbol	8 MHz		10 MHz		Unit
			Min	Max	Min	Max	
65 ⁸	\overline{AS} High to \overline{UAS} Low	t_{ASHUL}	20	—	20	—	ns
66 ⁵	Clock High to \overline{AS} Low	t_{CHASL}	—	50	—	40	ns
67 ⁸	\overline{AS} Low to \overline{DBEN} Low	t_{ASLENL}	—	120	—	100	ns
68	Clock High to \overline{DS} Low (Read)	$t_{CHDSLRL}$	—	60	—	50	ns
69	Clock High to \overline{DDIR} Low	t_{CHDDL}	—	60	—	50	ns
70	Clock High to \overline{DDIR} High	t_{CHDDH}	—	60	—	50	ns
71	Clock Low to \overline{DBEN} Low	t_{CLENL}	—	60	—	50	ns
72	Clock Low to \overline{DBEN} High (Read)	t_{CLENH}	—	60	—	50	ns
73	\overline{DTACK} Low to Data In Valid	t_{DTLDIV}	—	105	—	80	ns
74	\overline{DS} High to \overline{DTACK} High	t_{DSHDTH}	0	100	0	80	ns
75	\overline{BEC} Valid to \overline{DTACK} Low	$t_{BECVDTL}$	0	—	0	—	ns
76	\overline{AS} High to \overline{BEC} Negated	$t_{ASHBECN}$	10	—	10	—	ns
77	\overline{BEC} Width Low	t_{BECL}	2	—	2	—	Clk Per
78	Clock High to \overline{ACK} Low (Read)	t_{CHAKLR}	—	60	—	50	ns
79	Clock High to \overline{ACK} High	t_{CHAKH}	—	60	—	50	ns
80	Clock High to \overline{DTC} Low	t_{CHTCL}	—	50	—	40	ns
81 ^{4,8}	\overline{DTC} Low to \overline{DS} High	t_{TCLDSH}	30	—	20	—	ns
82	Clock High to \overline{DTC} High	t_{CHTCH}	—	60	—	50	ns
83	\overline{DONE} Input Low to Clock on which DTC Asserted	t_{DNLTC}	20	—	20	—	ns
84	\overline{DTC} Width Low	t_{DTCL}	1	—	1	—	Clk Per
85	Clock High to \overline{DONE} Low (Read)	t_{CHDNL}	—	60	—	50	ns
86	Clock High to \overline{DONE} High Impedance	t_{CHDNZ}	—	60	—	50	ns
87	Clock High to \overline{IRQ} Low	t_{CHIRL}	—	60	—	50	ns
88	Clock High to \overline{IRQ} High Impedance	t_{CHIRZ}	—	60	—	50	ns
89	Data Out Valid to \overline{DS} Low	t_{DOVDSL}	70	—	50	—	ns
90	Clock High to Multiplexed Data Bus High Impedance	t_{CHMXDZ}	—	60	—	50	ns
91 ⁸	\overline{UAS} Low to \overline{AS} Low	t_{ULASL}	60	—	50	—	ns
92	\overline{AS} Width Low (Write)	t_{ASLW}	250	—	200	—	ns
93	Clock Low to \overline{DS} Low (Write)	t_{CLDSLW}	—	60	—	50	ns
94 ⁸	\overline{DBEN} Low to \overline{DS} Low (Write)	t_{ENLDSL}	60	—	50	—	ns
95	\overline{DS} Width Low (Write)	t_{DSLW}	70	—	55	—	ns
96 ⁸	Address/FC Valid to $\overline{R/W}$ Low	t_{AVRL}	60	—	50	—	ns
97 ⁸	$\overline{R/W}$ Low to \overline{DS} Low (Write)	t_{RLDSL}	125	—	100	—	ns
98 ⁸	\overline{DS} High to $\overline{R/W}$ High	t_{DSHRH}	20	—	20	—	ns
99	Clock High to $\overline{R/W}$ High	t_{CHRH}	—	60	—	50	ns
100 ⁵	Clock High to $\overline{R/W}$ Low	t_{CHRL}	—	60	—	50	ns

AC ELECTRICAL SPECIFICATIONS — READ AND WRITE CYCLES

(Concluded)

Num.	Characteristic	Symbol	8 MHz		10 MHz		Unit
			Min	Max	Min	Max	
101	Clock High to \overline{DBEN} High (Write)	t_{CHENH}	—	60	—	50	ns
102	\overline{DTACK} Width High	t_{DTWH}	0	—	0	—	ns
103	Clock Low to \overline{ACK} Low (Write)	t_{CLAKLW}	—	60	—	50	ns
104	Clock Low to \overline{DONE} Low (Write)	t_{CLDNL}	—	60	—	50	ns
105	Clock High to \overline{HIBYTE} Low (Read)	t_{CHHBLR}	—	60	—	50	ns
106	Clock High to \overline{HIBYTE} High	t_{CHHBH}	—	60	—	50	ns
107	\overline{DTACK} and PCL Low to \overline{AS} High (Single Address Read)	t_{DTLASH}	190	—	150	—	ns
108	Clock High to \overline{HIBYTE} Low (Write)	t_{CLHBLW}	—	60	—	50	ns
109 ^B	\overline{ACK} Low to \overline{DS} Low (Single Address Write)	t_{AKLDSL}	80	—	60	—	ns
110	PCL Low to \overline{DS} Low (ACK with Ready Write)	t_{PCLDSL}	190	—	150	—	ns


NOTES:

1. These specifications assume that the input setup time for \overline{CS} is zero, which violates #8, but it is still recognized as asserted.
2. With both channels active, these numbers increase by one clock.
3. \overline{AS} and \overline{BG} from the MPU are first sampled on the rising clock edge on which \overline{BR} is asserted. Therefore, if \overline{AS} is negated and \overline{BG} is asserted for at least one asynchronous input setup time prior to that clock edge, the minimum arbitration times will be achieved.
4. These minimum times assume that the two signals have equal resistive and capacitive loading ($\pm 20\%$).
5. When \overline{AS} and $\overline{R/W}$ are equally loaded ($\pm 10\%$), \overline{AS} will be asserted no more than 20 ns before $\overline{R/W}$.
6. Minimum timing for single address write cycles occurs with \overline{ACK} only or with \overline{ACK} and PCL as READY when PCL is asserted for more than one synchronization delay before the clock edge on which \overline{ACK} is asserted.
7. Specifications that include a number of clock periods refer to the actual input clock used, not the specified clock minimum or maximum values.
8. These specifications refer to the skew between two output signals that change following different edges of the clock; therefore, the actual value depends on the clock signal that is used. The minimum times are guaranteed for a minimum clock timing (high or low and period).

NOTE


For clarity, specification numbers are shown only once in Figures 16–19. However, many specifications apply equally to all four diagrams. For example, specification numbers 54 and 56 are shown only in Figure 16 but apply to Figures 17–19 as well. As a guideline, Figure 16 includes all necessary specifications for a dual-address read cycle, and Figure 18 includes additional specifications for a single-address read cycle; the same relationship is true for Figures 17 and 19. Thus, the specifications shown in Figures 17–19 can be considered to be additions to or substitutions for the specifications shown in Figure 16.

When referring to the timing specifications shown in Figures 13–19, it is helpful to remember that all output signals will change states only in response to a specific transition on the CLK input and that all input signals are latched and synchronized on rising edges of the CLK input.




NOTE: Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or the fall will be linear between 0.8 V and 2.0 V.

Figure 13. MPU Read Cycle Timing Diagram




NOTE: Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or the fall will be linear between 0.8 V and 2.0 V.

Figure 14. MPU Write Cycle Timing Diagram




NOTE: Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or the fall will be linear between 0.8 V and 2.0 V.

Figure 15. Bus Arbitration Timing Diagram



- NOTES:
1. The solid line illustrates \overline{DONE} as an output, and the dotted line illustrates \overline{DONE} as an input.
 2. Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or the fall will be linear between 0.8 V and 2.0 V.


Figure 16. Dual-Address Read Cycle Timing Diagram



NOTES:

1. Timing specifications #99 and #101 are only applicable when another DDMA bus cycle immediately follows this one.
2. Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or the fall will be linear between 0.8 V and 2.0 V.

Figure 17. Dual-Address Write Cycle Timing Diagram




NOTE: Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.0 V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or the fall will be linear between 0.8 V and 2.0 V.


Figure 19. Single-Address Write Cycle Timing Diagram

PIN ASSIGNMENTS

64-LEAD DUAL-IN-LINE PACKAGE




68-LEAD PIN GRID ARRAY



*Ports having date code 8936 or later confirm to this pinout.

Pin Number	Function	Pin Number	Function
A1	FC3	A3	A19/D11
B1	A13/D5	A2	A17/D9
C1	A11/D3	B2	A15/D7
D1	A10/D2	C2	A12/D4
E1	A8/D0	D2	A9/D1
F1	A7	E2	GND
G1	A6	F2	VCC
H1	A5	G2	A4
J1	A3	H2	A2
K1	A25	J2	BG
K2	BR	J3	OWN
K3	UAS	J4	HIBYTE
K4	DBEN	J5	DDIR
K5	A24	J6	REQ1
K6	A26	J7	A29
K7	REQ0	J8	PCL0
K8	A28	J9	A27
K9	PCL1	H9	BGACK
K10	DTACK	G9	LDS/DS
J10	UDS/A0	F9	GND
H10	AS	E9	VCC
G10	R/W	D9	DONE
F10	NC	C9	IRQ
E10	CS	B9	A31
D10	CLK	B8	BEC2
C10	IACK	B7	BEC0
B10	A30	B6	FC0
A10	ACK0	B5	A21/D13
A9	BEC1	B4	A18/D10
A8	FC2	B3	A16/D8
A7	FC1	C3	A14/D6
A6	A23/D15	H3	A1
A5	A22/D14	H8	DTC
A4	A20/D12	C8	ACK1

68-LEAD PLASTIC LEADED CHIP CARRIER



*Ports having date code 8936 or later confirm to this pinout.

6

Pin Number	Function	Pin Number	Function
1	DDIR	35	FC0
2	A25	36	A23/D15
3	A26	37	A22/D14
4	A27	38	A21/D13
5	REQ1	39	A20/D12
6	REQ0	40	A19/D11
7	A28	41	A18/D10
8	A29	42	A17/D9
9	PCL1	43	A16/D8
10	PCL0	44	A15/D7
11	BGACK	45	A14/D6
12	DTC	46	A13/D5
13	DTACK	47	A12/D4
14	UDS/A0	48	A11/D3
15	LDS/DS	49	A10/D2
16	AS	50	A9/D1
17	R/W	51	A8/D0
18	GND	52	NC
19	CS	53	GND
20	VCC	54	A7
21	CLK	55	VCC
22	IACK	56	A6
23	IRQ	57	A5
24	DONE	58	A4
25	A30	59	A3
26	A31	60	A2
27	ACK1	61	A1
28	ACK0	62	BG
29	BEC2	63	BR
30	BEC1	64	OWN
31	BEC0	65	UAS
32	FC3	66	HIBYTE
33	FC2	67	DBEN
34	FC1	68	A24