

June 1990

#### Description

The  $\mu$ PD42270 is a field buffer designed for NTSC TV applications and for other applications where serial data is needed. Equipped with four planes of 263-line by 910-bit storage, the  $\mu$ PD42270 can execute serial write and read cycles on any of the 263 lines. Within a line, four planes of 910 bits each may be written or read at the NTSC sampling rate of  $4f_{SC}$ .

Each of the four planes in the  $\mu$ PD42270 is equipped with two ports, one each for the write and read data registers. Each of the registers is split into two 455-bit segments but functions as if it were organized as one scan line of 910 bits. Independent control of write and read operation makes it possible for the device to operate synchronously or asynchronously at a clock frequency of 14.3 MHz or higher.

The synchronous option simplifies interframe luminance (Y) and chrominance (C) separation and interfield noise reduction and makes it easy to obtain a one-field delay line for digital TV and VCR applications requiring NTSC 4f<sub>SC</sub> sampling. To obtain a very long delay, field length can be configured from 260 to 263 lines and line length of the last line from 896 to 910 bits.

The asynchronous option is useful in applications such as frame synchronization and time base correction, where line jump, line hold, line reset and pointer clear functions are required to support special effects in TV field processing.


Regular refreshing of the device's dynamic storage cells is performed automatically by an internal circuit. All inputs and outputs, including clocks, are TTL-compatible. The  $\mu$ PD42270 is packaged in a 400-mil, 28-pin plastic DIP and is guaranteed for operation at -20 to  $+70^{\circ}$ C.

#### Ordering Information

Access Tim		Cycle Time (min)	Package		
μPD42270C-60	40 ns	60 ns	28-pin plastic DIP		

## Pin Configuration

#### 28-Pin Plastic DIP



#### **Features**

- □ Three functional blocks
  - Four 263-line x 910-bit storage planes
  - -- Four 910-bit write registers, one for each plane
  - Four 910-bit read registers, one for each plane
- Two data ports: serial write and serial read
- Asynchronous operation
  - -- Dual-port accessibility
  - Carry-out feature to indicate position of scan line
  - Line jump, line hold, line reset, and pointer clear functions
- Synchronous operation
  - Variable field length: from 260 to 263 lines
  - Variable last line length: from 896 to 910 bits
- Automatic refreshing
- CMOS technology
- □ Fully TTL-compatible inputs, outputs, and clocks
- Three-state outputs
- □ Single + 5-volt power supply
- On-chip substrate bias generator
- □ Standard 400-mil, 28-pin plastic DIP packaging



#### Pin Identification

Symbol	Function
D <sub>INO</sub> - D <sub>IN3</sub>	Write data inputs
D <sub>OUT0</sub> - D <sub>OUT3</sub>	Read data outputs
W	Write enable
ŌĒ	Output enable
wcĸ	Write clock input
RCK	Read clock input
WCLA	Write pointer clear
RCLR	Read pointer clear
WLRST	Write line reset
RLRST	Read line reset
WLJ	Write line jump
RLJ	Read line jump
WLH	Write line hold
RLH	Read line hold
wco	Write data register carry output
RCO	Read data register carry output
LS <sub>0</sub> - LS <sub>1</sub>	Line select inputs
BS <sub>0</sub> - BS <sub>3</sub>	Bit select inputs
MODE	Synchronous/asynchronous control
GND	Ground
Vcc	+5-volt power supply
TEST	Test pin (connect to GND in system)

#### **Pin Functions**

 $D_{IN0}$  -  $D_{IN3}$ . These pins function as write data inputs, e.g., for  $4f_{SC}$  composite color or brightness signals.

 $\mathbf{D}_{\mathbf{OUT0}}$  -  $\mathbf{D}_{\mathbf{OUT3}}.$  These pins are three-state read data outputs.

 $\overline{\mathbf{W}}$ . A low level on  $\overline{\mathbf{W}}$  enables write operation.  $\overline{\mathbf{W}}$  must be kept low throughout the entire scan line to ensure that data is stored serially; if  $\overline{\mathbf{W}}$  goes high any time during the WCK clock sequencing for a line, write operation will be disabled for the half of the line (455 bits) being written. The write address pointer increments in synchronization with WCK, regardless of  $\overline{\mathbf{W}}$ .

 $\overline{\text{OE}}$ . This signal controls read data output. When  $\overline{\text{OE}}$  is low, read data is output on  $D_{\text{OUT0}}$ - $D_{\text{OUT3}}$ . When  $\overline{\text{OE}}$  is high,  $D_{\text{OUT0}}$  -  $D_{\text{OUT3}}$  are in a state of high impedance. The read address pointer is incremented by RCK, regardless of the signal level of  $\overline{\text{OE}}$ .

WCK The rising edge of WCK latches write data from  $D_{\text{IN0}}$  -  $D_{\text{IN3}}$ . Each time this signal is activated, the write bit pointer increments sequentially and 4 bits of data

are sampled and loaded into the write register. Although the register functions as one scan line of 910 bits, data is moved into and out of it in blocks of 455 x 4 bits. While 455 serial write cycles are being executed in one-half of the register, the 455 addresses previously written to the other half are simultaneously transferred to storage. Writing continues in this manner, alternating between the two halves of the register. Automatic refreshing and data transfer timing decisions are made by the internal arbitration circuit after each block of 455 addresses has been written.

RCK. The rising edge of RCK initiates read operation. Each time this signal is activated, the bit pointer increments by 1 and serial read cycles are executed in the read register. Although the register functions as one scan line of 910 bits, data is moved into and out of it in blocks of 455 x 4 bits. While 455 serial read cycles are being executed in one-half of the register, the 455 addresses previously read out of the other half are replaced by data from the storage array. Reading continues in this manner, alternating between the two halves of the register. Automatic refreshing and data transfer timing decisions are made by the arbitration circuit after each block of 455 addresses has been read. In synchronous operation, WCK controls read cycles and RCK is not used.

WCLR. When WLRST is high, WCLR can be brought low to clear the write pointers to address 0 of the data register and scan line 0 of the storage array. At least one rising edge of WCK must occur while WCLR is held low for a minimum of 3  $\mu$ s to ensure clearing of both pointers. The clear function ends when WCLR goes high. If WLRST is still high, the next rising edge of WCK writes the data on D<sub>INO</sub> - D<sub>IN3</sub> into address 0 of the write register.

**RCLR.** When RLRST is high, RCLR can be brought low to clear the read pointers to address 0 of the data register and scan line 0 of the storage array (asynchronous operation only). At least one rising edge of RCK must occur while RCLR is held low for a minimum of  $3\,\mu s$  to ensure clearing of both pointers. The clear function ends when RCLR goes high. If RLRST is still high, the data from address 0 is read out on  $D_{OUT0}$  -  $D_{OUT3}$  and the next rising edge of RCK initiates data access from address 1.

WLRST. This pin is used in synchronous or asynchronous operation to reset the bit pointer to address 0 of the line following the one to which the signal is applied. In standard write operation, the scan line pointer increments by 1 whenever the bit pointer reaches the last address of a line. If WCLR is high, WLRST can be brought low for a minimum of 3  $\mu$ s to force an end-of-



line condition, whereby write cycles begin executing from address 0 of the next sequential scan line. When used in conjunction with WLH, WLRST resets the current scan line; when combined with WLJ, WLRST begins writing from address 0 of the line to which the scan line pointer is jumped.

RLRST. This pin is valid in asynchronous operation and can be used to reset the bit pointer to address 0 of the read line following the one to which the signal is applied. In standard read operation, the scan line pointer increments by 1 whenever the bit pointer reaches the last address of a line. If RCLR is high, RLRST can be brought low for a minimum of 3 µs to force an end-of-line condition, whereby read cycles begin executing from address 0 of the next sequential scan line. When used in conjunction with RLH, RLRST resets the current scan line; when combined with RLJ, RLRST begins reading from address 0 of the line to which the scan line pointer is jumped.

WLJ. Each positive pulse of this signal increments the write scan line pointer by one line (asynchronous operation only). WLJ is sampled at the rising edge of WCK. If WLJ is high, a single jump is executed. If WLJ remains high, no further jumps occur. To jump again, WLJ must go low for at least one rising edge of WCK before going high again. It takes a minimum of two WCK cycles to complete a line jump. The first cycle senses the high level of WLJ and increments the scan line pointer. An additional WCK cycle with WLJ low is required to complete the function. If more than one line jump is needed, then the sequence must be repeated. A line jump occurs either when the current line has been completely filled or after WLRST has reset the write address. The new scan line can be calculated by n+11+1x (where "n" is the current line and "x" equals the number of positive WLJ pulses). Changes in the level of WLJ must be made when the bit pointer is between locations 229 and 909 of the current line and when WCLR and WLRST are high and WLH is low.

RLJ. Each positive pulse of this signal increments the read scan line pointer by one line (asynchronous operation only). RLJ is sampled at the rising edge of RCK. If RLJ remains high, a single line jump is executed. To jump again, RLJ must go low for at least one rising edge of RCK before going high again. It takes a minimum of two RCK cycles to complete a line jump. The first cycle senses the high level of RLJ and increments the scan line pointer. An additional RCK cycle with RLJ low is required to complete the function. If more than one line jump is needed, then this sequence must be repeated.

A line jump occurs either when the current line has been completely read or after RLRST has reset the read

address. The new scan line can be calculated by n+1+x (where "n" is the current line and "x" equals the number of positive RLJ pulses).

Changes in the level of RLJ must be made when the bit pointer is between locations 682 and 909 of the previous line, or between 0 and 452 of the current line, and when RCLR and RLRST are high and RLH is low.

WLH. Once this input is applied, the write scan line pointer will hold its position even if successive write clocks are applied. The level of WLH is sampled at the rising edge of WCK and must be applied between locations 229 and 909 of the line to be held. The held line is released after 910 addresses have been rewritten or after WLRST resets the write line address. WLH is multiplexed with BS<sub>2</sub> and is valid in asynchronous operation only. WLH (high) must be input only when WCLR and WLRST are high and WLJ is low.

RLH. Once this input is applied, the read scan line pointer will hold its position even if successive read clocks are applied. The level of RLH is sampled at the rising edge of RCK and must be clocked between locations 682 and 909 of the line preceding the line to hold, or between locations 0 and 452 of the line to hold. The held line is released after 910 addresses have been read or after RLRST resets the read line address. RLH (high) must be input only when RCLR and RLRST are high and RLJ is low. RLH is multiplexed with BS<sub>3</sub> and is valid in asynchronous operation only.

**WCO.** When the bit pointer reaches address 909 of the write data register, this signal goes high for one WCK cycle. WCO is multiplexed with BS<sub>0</sub> and is valid in asynchronous operation only.

**RCO.** When the bit pointer reaches address 909 of the read data register, this signal goes high for one RCK cycle. RCO is multiplexed with BS<sub>1</sub> and is valid in asynchronous operation only.

 $BS_0$  -  $BS_3$ . These pins control the number of bits in the last line of the field. The combined signals of  $BS_0$ - $BS_3$  set the line length from 896 to 910 bits in one-bit steps (table 1). The length of the last line can change for each field, but all four pins should not be set low.  $BS_0$ ,  $BS_1$ ,  $BS_2$  and  $BS_3$  are multiplexed with WCO, RCO, WLH and RLH, respectively, and are valid in synchronous operation only. In asynchronous operation, the line length is fixed at 910 bits.

 ${\bf LS_0}$  -  ${\bf LS_1}$ . These pins control the number of lines for one field in either synchronous or asynchronous operation. The combined signals of  ${\bf LS_0}$  and  ${\bf LS_1}$  set the number of lines to 260, 261, 262, or 263 (table 2). The number of lines can be changed for each field.



**MODE.** This pin selects the operating mode. A low signal selects synchronous operation and a high signal selects asynchronous operation. If MODE is changed after power has been applied to the  $\mu$ PD42270, it is necessary to clear the address pointers by bringing WCLR and RCLR low. MODE can be changed at any time; however, data input in one mode may be unreliable in the other (see table 3 for valid pin functions).

Table 1. Line Length Adjustment

BS <sub>3</sub>	BS <sub>2</sub>	BS <sub>1</sub>	BS <sub>0</sub>	Number of Bits in the Last Line
L	L	L	L	Prohibited
L	L	L	Н	896
L	L	Н	L	897
L	L	Н	Н	898
L	Н	L	L	899
L	н	L	Н	900
L	Н	Н	L	901
L	Н	Н	Н	902
Н	L	L	L	903
Н	L	L	Н	904
Н	L	Н	L	905
Н	L	Н	Н	906
н	Н	L	L	907
Н	Н	L	Н	908
Н	Н	Н	Ļ	909
H	н	Н	Н	910

#### Notes:

(1) LS<sub>0</sub>-LS<sub>1</sub> and BS<sub>0</sub>-BS<sub>3</sub> must be held at a stable high or low level to maintain the number of bits per scan line and the number of scan lines per field while the line pointer indicates the position between lines 258 and 262.

Table 2. Line Number Adjustment

LS <sub>1</sub>	LS <sub>0</sub>	Number of Lines
L	L.	260
L	Н	261
Н	L	262
Н	Н	263

#### Notes:

(1) LS<sub>0</sub> - LS<sub>1</sub> and BS<sub>0</sub> - BS<sub>3</sub> must be held at a stable high or low level to maintain the number of bits per scan line and the number of scan lines per field while the line pointer indicates a position between lines 258 and 262.

Table 3. Valid Pin Functions According to Mode

Pin Name	Synchronous Mode (Note 1)	Asynchronous Mode (Note 2)
MODE	0	1
BS <sub>0</sub> /WCO	BS <sub>0</sub>	wco
B\$ <sub>1</sub> /RCO	BS <sub>1</sub>	RCO
BS <sub>2</sub> /WLH	BS <sub>2</sub>	WLH
BS <sub>3</sub> /RLH	BS <sub>3</sub>	RLH
RCLR	Invalid	Valid
RCK	Invalid	Valid
RLRST	Invalid	Valid
WCLR	Valid	Valid
WCK	Valid	Valid
WLRST	Valid	Valid
WLJ	Invalid	Valid
RW	Invalid	Valid

#### Notes:

- (1) Write and read cycles are controlled by WCLR, WCK, and WLRST in synchronous operation.
- (2) In asynchronous operation, write and read cycles are controlled independently.

Capacitance

 $T_A = 25^{\circ}C; V_{CC} = +5.0 \text{ V} \pm 10\%; \text{ GND} = 0 \text{ V}; f = 1 \text{ MHz}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Pins Under Test
Input capacitance	CI	· · · · · · · · · · · · · · · · · · ·		5	рF	$D_{IN0}$ - $D_{IN3}$ , $\overline{W}$ , $\overline{OE}$ , WCK, RCK, WCLR, RCLR, WLRST, RLRST, WLJ, RLJ, LS $_0$ - LS $_1$ , BS $_2$ /WLH, BS $_3$ /RLH, MODE
I/O capacitance	Cyo			8	рF	BS <sub>0</sub> /WCO, BS <sub>1</sub> /RCO
Output capacitance	Co			7	рF	D <sub>OUT</sub> - D <sub>OUT</sub>



#### **DEVICE OPERATION**

The  $\mu$ PD42270 supports two operating modes to accommodate various NTSC TV applications. Depending on the logic level of the MODE pin, the device will execute either synchronous or asynchronous write and read cycles on the addresses specified by the internal address pointers. When selecting the mode after poweron, it is necessary to reset these pointers to starting address 0 using WCLR and RCLR. The level of MODE may be changed at any time.

### Synchronous Mode

In synchronous mode, write and read cycles are executed simultaneously by WCLR, WLRST, WCK, W and OE to create a delay line, which means that write and read addresses always coincide. After all lines within a field have been written, they then are read out as the device begins overwriting new data to the same addresses again. Field length may be configured from 260 to 263 lines and last line length from 896 to 910 bits by means of the LS and BS pins, respectively. Synchronous operation is useful in applications where a very long delay line is required and may be selected by setting MODE low.

#### Asynchronous Mode

In asynchronous mode,  $\overline{WCLR}$ ,  $\overline{WLRST}$ , WCK and  $\overline{W}$  control write cycles, while read cycles are controlled independently by  $\overline{RCLR}$ ,  $\overline{RLRST}$ , RCK and  $\overline{OE}$ . Field length may be configured from 260 to 263 lines using LS<sub>0</sub> - LS<sub>1</sub>. Line length remains fixed at 910 bits and BS<sub>0</sub>-BS<sub>3</sub> are disabled to provide for the register carry out, line hold, and line jump functions. Asynchronous operation is useful for frame synchronization or time base correction and may be selected by setting MODE high.

Address Clear. Setting WCLR and RCLR low for a minimum of 3 µs during successive WCK and RCK cycles initializes the internal pointers to starting address 0 of the first scan line (RCLR is disabled in synchronous mode). Although address clear signals must meet the specifications for setup and hold times as measured from the rising edges of WCK and RCK, they are not dependent on the status of W or OE. An address clear cycle cannot occur in conjunction with WLRST or RLRST line reset cycles.

Write Operation. Write cycles are executed in synchronization with WCK as  $\overline{W}$  is held low. Bits are input sequentially into one of the two halves of the data

register before being transferred to the storage array. Since data is transferred into the array in blocks of 455 x 4 bits, no data transfer occurs if  $\overline{W}$  goes high to disable write operation before all 455 bits are written. Despite write operation being disabled, the internal bit pointer continues to increment with each successive write clock.

Read Operation. Read cycles are executed in synchronization with RCK (asynchronous operation only) or WCK (synchronous operation only) as  $\overline{OE}$  is held low. If  $\overline{OE}$  goes high any time during a cycle, the outputs are in a state of high impedance until OE returns low. Since the internal bit pointer increments by 1 in spite of read operation being disabled, it is always important to reset the write and read pointers using WCLR and RCLR prior to beginning or resuming operation at the first address location in the array.

#### **Special Functions**

Line Reset. A line reset is similar to an address clear cycle, except that it only affects the bit pointers within a line. While WCLR and RCLR are held high, WLRST or RLRST can be brought low for a minimum of 3  $\mu$ s during successive WCK or RCK cycles to reset the bit pointer to address 0 of the scan line. At the completion of the reset cycle, the next sequential scan line will be selected unless line hold (WLH or RLH) or line jump (WLJ or RLJ) are also used. See WLRST and RLRST for more detail.

A combination of line reset and an address clear cycle must be separated by at least one serial clock cycle. The timing relationship of WCLR, WLRST and WCK (or RCLR, RLRST and RCK) is shown in figure 1.

In asynchronous operation, WLRST and RLRST independently reset the write and read bit pointers. During synchronous operation, WLRST resets both pointers.

Line Jump. With the line jump function, it is possible to advance the current write or read line position according to the number of positive WLJ or RLJ pulses applied (see descriptions for the WLJ and RLJ pins). In this cycle, which is valid in asynchronous mode only, the scan line pointer resets to address 0 if the number of positive pulses causes the resulting line number (n+11+1x), where "n" is the current line number and "x" is the number of positive WLJ or RLJ pulses) to exceed the maximum line number (number of lines minus 1) specified by the LS<sub>0</sub> and LS<sub>1</sub> pins (table 2).



Line Hold. The line hold feature is available in asynchronous mode only and can be used to prevent the internal scan line pointers from incrementing to the next sequential address. The read and write line pointers

may be held independently; however, restrictions pertaining to when this function can be initiated, detailed in the descriptions for the WLH and RLH pins, should be carefully followed.

## **Block Diagram**







Figure 1. Separation of Clear and Reset Signals



## **Absolute Maximum Ratings**

Supply voltage on any pin except V <sub>CC</sub> relative to GND, V <sub>R1</sub>	-1.5 to +7.0 V
Supply voltage on V <sub>CC</sub> relative to GND, V <sub>R2</sub>	-1.5 to +7.0 V
Operating temperature, T <sub>OPR</sub>	-20 to +70°C
Storage temperature, T <sub>STG</sub>	-55 to +125°C
Short-circuit output current, I <sub>OS</sub>	50 mA
Power dissipation, PD	1.5 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

**Recommended Operating Conditions** 

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	٧
Input voltage, high	V <sub>IH</sub>	2.4		Vcc	٧
Input voltage, low	V <sub>IL</sub>	-1.5		8.0	٧
Ambient temperature	TA	-20		70	°C

#### **DC Characteristics**

 $T_A = -20 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%; \text{ GND} = 0 \text{ V}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I <sub>IL</sub>	-10		10	μА	$V_{IN} = 0 \text{ V to } V_{CC}$ ; all other pins not under test = 0 V
Output leakage current	l <sub>OL</sub>	-10		10	μА	D <sub>OUT</sub> disabled; V <sub>OUT</sub> = 0 V to V <sub>CC</sub>
Output voltage, high	V <sub>OH</sub>	2.4			٧	I <sub>OH</sub> = -1 mA
Output voltage, low	V <sub>OL</sub>			0.4	٧	I <sub>OL</sub> = 2 mA
Standby current	lcc1		6	20	mA	WCK, RCK = V <sub>IL</sub>
Operating current	lcc2		40	80	mA	twck = twck (min); trck = trck (min)

## **AC Characteristics**

 $T_A = -20 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%; \text{ GND } = 0 \text{ V}$ 

Parameter	Symbol	Min	Max	Unit	Test Conditions
Access time from RCK	t <sub>AC</sub>		40	ns	
Write clock cycle time	twck	60		ns	(Note 5)
Write clock active pulse width	twcw	20		ns	•
Write clock precharge time	t <sub>WCP</sub>	20		ns	
Read clock cycle time	tRCK	60		ns	(Note 5)
Read clock active pulse width	t <sub>RCW</sub>	20		ns	
Read clock precharge time	t <sub>RCP</sub>	20		ns	
Output hold time	tон	5		ns	
Output low impedance delay	t <sub>LZ</sub>	5	40	ns	(Note 6)
Data output buffer high impedance delay	t <sub>HZ</sub>	5	40	ns	(Note 7)
Input data setup time	t <sub>DS</sub>	15		ns	



## AC Characteristics (cont)

Parameter	Symbol	Min	Max	Unit	Test Conditions
Input data hold time	toH	3		ns	
WCLR (RCLR) setup time before the rising edge of WCK (RCK)	tcs	20		ns	(Note 8)
WCLR (RCLR) hold time after the rising edge of WCK (RCK)	t <sub>CH</sub>	3		ns	(Note 8)
WCLR (RCLR) invalid hold time after the rising edge of WCK (RCK)	t <sub>CN1</sub>	5		ns	(Note 8)
WCLR (RCLR) invalid setup time before the rising edge of WCK (RCK)	t <sub>CN2</sub>	20		ns	(Note 8)
WCLR (RCLR) low level valid time	tolR	3		μs	
WLRST (RLRST) setup time before the rising edge of WCK (RCK)	t <sub>LRS</sub>	20		ns	(Note 8)
WLRST (RLRST) hold time after the rising edge of WCK (RCK)	t <sub>LRH</sub>	3		пѕ	(Note 8)
WLRST (RLRST) invalid hold time after the rising edge of WCK (RCK)	tLRN	5		ns	(Note 8)
WLRST (RLRST) invalid setup time before the rising edge of WCK (RCK)	tLRN	20		ns	(Note 8)
WLRST (RLRST) low level valid time	<sup>‡</sup> LRST	3		μs	
W setup time before the rising edge of WCK	tws	20		ns	(Note 9)
W hold time after the rising edge of WCK	t <sub>WH</sub>	3		ns	(Note 9)
$\overline{W}$ valid hold time after subline (1/2) switch	t <sub>WN1</sub>	5		ns	(Note 9)
W valid setup time before subline (1/2) switch	t <sub>WN2</sub>	20		ns	(Note 9)
WLH (RLH) setup time before the rising edge of WCK (RCK)	<sup>t</sup> LHS	20		ns	
WLH (RLH) hold time after the rising edge of WCK (RCK)	<sup>†</sup> ∟∺H	3		ns	
WLH invalid hold time measured from the end of write cycle 227	<sup>t</sup> WHN1	5		ns	
WLH invalid setup time measured before write cycle 0	twHN2	20		ns	
RLH invalid hold time measured from the end of read cycle 681	t <sub>RHN1</sub>	5		ns	
RLH invalid setup time measured before read cycle 453	t <sub>RHN2</sub>	20		ns	
WLJ (RLJ) setup time before the rising edge of WCK (RCK)	t <sub>L</sub> JS	20		ns	
WLJ (RLJ) hold time after the rising edge of WCK (RCK)	t <sub>LJH</sub>	3		ns	
WLJ hold time measured from the end of write cycle 227	twn1	5		ns	
WLJ setup time measured before write cycle 0	twJN2	20		ns	<u>-</u> -
RLJ hold time measured from the end of read cycle 681	t <sub>RJN1</sub>	5		ns	
RLJ setup time measured before read cycle 453	t <sub>RJN2</sub>	20		ns	
OE setup time before the rising edge of RCK (WCK)	toes	20		ns	(Note 9)
OE hold time after the rising edge of RCK (WCK)	toEH	3		ns	(Note 9)
OE valid hold time after the rising edge of RCK (WCK)	t <sub>OEN1</sub>	5		ns	(Note 9)
OE valid setup time before the rising edge of RCK (WCK)	t <sub>OEN2</sub>	20		ns	(Note 9)
LS, BS setup time before WCK (RCK), line 258	t <sub>FSS</sub>	0		ns	
LS, BS hold time after WCK (RCK), line 0	t <sub>FSH</sub>	3		μs	
Write carry output high level delay	‡WCLH		40	ns	



#### AC Characteristics (cont)

Parameter	Symbol	Min	Max	Unit	Test Conditions
Write carry output low level delay	₩снг		40	ns	
Read carry output high level delay	<sup>†</sup> RCLH		40	ns	
Read carry output low level delay	<sup>t</sup> RCHL		40	ns	
Transition time	t <sub>T</sub>	3	35	ns	(Note 4)

#### Notes:

- (1) All voltages are referenced to GND
- (2) Ac measurements assume  $t_T = 5$  ns.
- (3) Input timing reference levels = 1.5 V; input levels are measured between GND and 3.0 V; output levels are measured between 0.8 and 2.0 V. See figures 2 and 3.
- (4) V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring the timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- (5) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T<sub>A</sub> = -20 to 70°C) is assured.
- (6) This delay is measured at -200 mV from the steady-state voltage with the load specified in figure 5.
- (7) This delay is measured at the maximum steady-state output high voltage -200 mV or the minimum steady-state output low voltage +200 mV with the load specified in figure 5.

- (8) For proper execution of the pointer clear and line reset functions, specifications for t<sub>CS</sub>, t<sub>CH</sub>, t<sub>CN1</sub>, t<sub>CN2</sub>, t<sub>LRS</sub>, t<sub>LRH</sub>, t<sub>LRN1</sub> and t<sub>LRN2</sub> must be met; otherwise, these functions may not affect the desired cycles or may affect adjacent cycles erroneously.
- (9) If a W (or OE) pulse does not satisfy the specifications for tws, twh, twh1 and twn2 (or toes, toeh, toeh1 and toen2), the write disable function (output high impedance) being executed may not affect the desired cycles or may affect adjacent cycles erroneously.
- (10) For the μPD42270 to read new data, read operation must be delayed from write operation by at least 920 cycles. In those cases where the delay is less than 920 cycles, read data will vary as shown below:

Source of Read Data	Delay Between Write and Read Operation
Old data	0 to 450 cycles
Indeterminate (either old or new data)	451 to 919 cycles
New data	920 or more cycles



Figure 2. Input Timing




Figure 3. Output Timing




Figure 4. Output Loading for t<sub>AC</sub>, t<sub>OH</sub>, t<sub>WCLH</sub>, t<sub>WCHL</sub>, t<sub>RCLH</sub>, t<sub>RCHL</sub>






Figure 5. Output Loading for  $t_{LZ}$  and  $t_{HZ}$ 






## **Timing Waveforms**

## Synchronous Write/Read Cycle






## Asynchronous Write and Read Cycles






## Synchronous Pointer Clear Cycle






## Asynchronous Pointer Clear Cycle






## Synchronous Line Reset Cycle






## Asynchronous Line Reset Cycle






## Write Line Jump Cycle





## Read Line Jump Cycle






## Write Line Hold Cycle











## Synchronous Field Buffer Size Adjustment




## Asynchronous Field Buffer Size Adjustment






## Write Register Carry Out



## Read Register Carry Out





#### **APPLICATION EXAMPLES**

#### **Delay Line**

The synchronous mode may be used to create a full-field delay line with a fixed length (figures 6 and 7). Useful video applications include field interpolation, interframe noise reduction, and separation of luminance (Y) and chrominance (C) signals. In these applications, field buffer size is determined by the logic levels applied to pins LS $_{\rm 0}$  - LS $_{\rm 1}$  and BS $_{\rm 0}$  - BS $_{\rm 3}$ . The former allows variation of the number of lines from 260 to 263, while the latter controls the actual line length at 896 to 910 bits for the last line. The actual delay between data being written into D $_{\rm IN}$  and read on D $_{\rm OUT}$  is controlled by the WCK clock period and the con figured size of the buffer.

## Frame Synchronization or Time Base Correction

The  $\mu$ PD42270 has the capability of executing asyn chronous write and read cycles by independently clocking WCK and RCK, respectively. The feature is


useful in applications requiring frame synchronization, time base correction or buffering, where WCK, RCK, WCLR and RCLR may all have variable time periods. In addition, the write carry out (WCO) and read carry out (RCO) options give a positive indication when the bit pointer reaches the end of the line.

# Vertical or Horizontal Image Compression and Expansion

Vertical compression and expansion of the video image may be accomplished by means of the line jump or line hold functions. Compression occurs when WLJ or RLJ are used to jump over lines that are not to be displayed. Expansion occurs when the WLH or RLH line hold signals are used to display a line multiple times.

Horizontal compression and expansion can be achieved by modifying the cycle time of the WCK and RCK clocks, and by using the WLRST and RLRST line reset signals.

Figure 6. Example of Delay Line










Figure 8. Example of Frame Synchronization/Time Base Correction





Figure 9. Asynchronous Read/Write Timing for Frame Synchronization or Time Base Correction



## μPD42271, 42272 Picture-in-Picture Generator

October 1991

#### Description

The  $\mu$ PD4227x (42271 and 42272) is a picture-in-picture generator designed for use in NTSC and PAL broadcasting systems. Picture-in-picture describes the device's ability to combine multiple video signals into a single signal for display on a television monitor, for input to a VCR, or for use in any manner that a single video signal is used. The format may be selected so that one primary picture is displayed over the entire picture area. The other subpicture(s) can then be superimposed onto the primary one to allow multiple picture sources to be viewed simultaneously.

The picture-in-picture generator is available in two versions. The  $\mu$ PD42272 is the full-featured version that can display a border in one of four colors around the subpicture. The  $\mu$ PD42271 has exactly the same features except that it is not able to display a border around the subpicture.

The  $\mu$ PD4227x has an onboard controller, field storage, buffer storage, two line buffers, and two oscillators. The controller sets the timing, performs vertical filtering, and stores and retrieves subpicture signal(s) for insertion into the primary picture signal. A line of the subpicture signal is placed in buffer storage before being written into field storage, which contains that portion of the signal to be displayed. The line buffers store a weighted average of three lines of the subpicture signal to provide vertical filtering, while the onboard oscillators facilitate interfacing to the  $\mu$ PD4227x.


The level of integration provided by the  $\mu$ PD4227x means that picture-in-picture can be achieved more quickly and easily than with standard video buffers and control circuitry.

#### Ordering Information

Part Number	Subpicture Frame Border	Package	
μPD42271AGF-3BE	No	64-pin plastic quad flatpack	
μPD42272AGF-3BE	Yes	-	

### Pin Configuration

#### 64-Pin Plastic QFP



#### **Features**

- NTSC and PAL compatibility
- Built-in vertical filter
- Selectable subpicture display size
- □ 134,676-bit field buffer and two line buffers
- Built-in input and output oscillators
- □ Four selectable screen positions
- Four-color selection of subpicture frame border (μPD42272 only)
- ☐ Selectable freeze-frame display
- Automatic self-refreshing
- □ 6-bit resolution of Y, R-Y and B-Y signals
- Low power consumption of 75 mA max
- CMOS silicon-gate fabrication process
- □ Three-state outputs; TTL-compatible I/O
- □ Single + 5-volt power supply

18d



## **Absolute Maximum Ratings**

$T_A = 25^{\circ}C$	
Pin voltage, V <sub>T</sub>	-0.1 to V <sub>DD</sub> + 0.5 V
Supply voltage, V <sub>DD</sub>	-0.1 to +7.0 V
Output current, IO	50 mA
Operating temperature, TopT	-20 to +70°C
Storage temperature, T <sub>STG</sub>	-55 to + 125°C

## Table 1. Description of Features

Feature	Description
Field memory capacity	7,568 words by 8 bits (86 x 88)
Quantization	6 bits
Frame colors	White, yellow, light blue, green (μPD42272 only)
Screen positions	Top left, bottom left, top right, bottom right
Field-to-field line offset sampling processing	Adjusts the starting location of the first line of a field to increase vertical resolution
Line array correction	Adjusts lines between even and odd fields
Display ON/OFF switching	Allows insertion or removal of subpicture
Still picture display	Freezes the subpicture display

## Table 2. Subpicture Display Area

Video Standard	Full Screen Display (1/9)	80% Screen Display (1/12		
NTSC	49.3 μs x 74 lines	41.3 μs x 62 lines		
PAL	49.3 μs x 87 lines	41.3 µs x 73 lines		

## Table 3. Sampling Rate

Signal	Input	Output
Y	3 MHz	9 MHz
R-Y	0.75 MHz	2.25 MHz
B-Y	0.75 MHz	2.25 MHz

## Table 4. Sampling Sequence

$$(Y)$$
  $(R-Y)$   $(Y)$   $(-)$   $(-)$   $(Y)$   $(B-Y)$   $(Y)$   $(-)$ 

## Table 5. Average Vertical Filtering


Line Number	Coefficient		
n – 1	1/4		
n	1/2		
n + 1	1/4		

#### Notes:

(1) n = line to be sampled.



## **Block Diagram**





#### Pin Identification

BDACK Digital/analog clock for B-Y component signal output  BLANK Main picture blanking output  BSW DI <sub>0</sub> - DI <sub>5</sub> output enable for B-Y component signals  DI <sub>0</sub> - DI <sub>5</sub> Multiplexed B-Y, R-Y, and Y data inputs  DISP Subpicture on/off input  DOB <sub>0</sub> - DOB <sub>5</sub> B-Y data outputs  DOP <sub>0</sub> - DOY <sub>5</sub> R-Y data outputs  DOY <sub>0</sub> - DOY <sub>5</sub> Y data outputs  FC <sub>0</sub> and FC <sub>1</sub> Frame color selection input  HPS Horizontal position input  MFC Main picture field distinction input  MFDIS Main picture field distinction input  MMS Main picture horizontal synchronous input  MOSCI Main picture oscillator input  MOSCO Main picture oscillator output  MVS Main picture vertical synchronous input  N/P NTSC/PAL switching input  RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  SHS Subpicture field distinction input  SHS Subpicture field distinction input  SHS Subpicture field distinction input  SHS Subpicture field correction input  SHS Subpicture field distinction input  SHS Subpicture field distinction input  SOSCI Subpicture oscillator clock input  SOSCI Subpicture oscillator clock output  Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output	Symbol	Function				
Output  BLANK  Main picture blanking output  BSW  DI <sub>0</sub> - DI <sub>5</sub> output enable for B-Y component signals  DI <sub>0</sub> - DI <sub>5</sub> Multiplexed B-Y, R-Y, and Y data inputs  DISP  Subpicture on/off input  DOB <sub>0</sub> - DOB <sub>5</sub> B-Y data outputs  DOP <sub>0</sub> - DOY <sub>5</sub> R-Y data outputs  DOY <sub>0</sub> - DOY <sub>5</sub> Y data outputs  FC <sub>0</sub> and FC <sub>1</sub> Frame color selection input  FDE  Field distinction data enable input  HPS  Horizontal position input  MFC  Main picture field correction input  MFS  Main picture field distinction input  MMS  Main picture oscillator input  MOSCI  Main picture oscillator output  MVS  Main picture vertical synchronous input  NVP  NTSC/PAL switching input  RCK  Read clock output  RDACK  Digital/analog clock for R-Y component signal output  RSW  DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signal output  SFDIS  Subpicture field distinction input  SFC  Subpicture field correction input  SFDIS  Subpicture field correction input  SFDIS  Subpicture oscillator clock input  STEE  Size selection input  SOSCI  Subpicture oscillator clock output  Freeze frame input  SVS  Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS  Vertical position input  YDACK  Digital/analog clock for Y component signal output  YSW  DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal output  YSW  DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal output	ADCK	Analog/digital clock output				
BSW DI <sub>0</sub> - DI <sub>5</sub> output enable for B-Y component signals  DI <sub>0</sub> - DI <sub>5</sub> Multiplexed B-Y, R-Y, and Y data inputs  DISP Subpicture on/off input  DOB <sub>0</sub> - DOB <sub>5</sub> B-Y data outputs  DOR <sub>0</sub> - DOY <sub>5</sub> R-Y data outputs  DOY <sub>0</sub> - DOY <sub>5</sub> Y data outputs  DOY <sub>0</sub> - DOY <sub>5</sub> Frame color selection input  FDE Field distinction data enable input  HPS Horizontal position input  MFC Main picture field correction input  MHS Main picture field distinction input  MHS Main picture oscillator input  MOSCI Main picture oscillator output  MVS Main picture vertical synchronous input  N/P NTSC/PAL switching input  RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signals  SFC Subpicture field distinction input  SFDIS Subpicture field distinction input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCI Subpicture oscillator clock output  Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal output	BDACK	•				
signals  DI <sub>0</sub> - DI <sub>5</sub> Multiplexed B-Y, R-Y, and Y data inputs  DISP Subpicture on/off input  DOB <sub>0</sub> - DOB <sub>5</sub> B-Y data outputs  DOR <sub>0</sub> - DOY <sub>5</sub> R-Y data outputs  DOY <sub>0</sub> - DOY <sub>5</sub> Y data outputs  FC <sub>0</sub> and FC <sub>1</sub> Frame color selection input  FDE Field distinction data enable input  HPS Horizontal position input  MFC Main picture field correction input  MFS Main picture field distinction input  MHS Main picture oscillator input  MOSCI Main picture oscillator output  MVS Main picture vertical synchronous input  N/P NTSC/PAL switching input  RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signal output  SFDIS Subpicture field distinction input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCO Subpicture oscillator clock output  Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal output	BLANK	Main picture blanking output				
DISP Subpicture on/off input  DOB <sub>0</sub> - DOB <sub>5</sub> B-Y data outputs  DOR <sub>0</sub> - DOY <sub>5</sub> R-Y data outputs  DOY <sub>0</sub> - DOY <sub>5</sub> Y data outputs  FC <sub>0</sub> and FC <sub>1</sub> Frame color selection input  FDE Field distinction data enable input  HPS Horizontal position input  MFC Main picture field correction input  MFDIS Main picture field distinction input  MMSCI Main picture oscillator input  MOSCI Main picture oscillator output  MVS Main picture vertical synchronous input  N/P NTSC/PAL switching input  RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  RSW Dl <sub>0</sub> - Dl <sub>5</sub> output enable for R-Y component signal output  SFDIS Subpicture field distinction input  SFDIS Subpicture field distinction input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCI Subpicture oscillator clock output  Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW Dl <sub>0</sub> - Dl <sub>5</sub> output enable for Y component signal output  YSW Dl <sub>0</sub> - Dl <sub>5</sub> output enable for Y component signal output	BSW					
DOB <sub>0</sub> - DOB <sub>5</sub> B-Y data outputs DOR <sub>0</sub> - DOY <sub>5</sub> R-Y data outputs DOY <sub>0</sub> - DOY <sub>5</sub> Y data outputs FC <sub>0</sub> and FC <sub>1</sub> Frame color selection input FDE Field distinction data enable input HPS Horizontal position input MFC Main picture field correction input MFDIS Main picture field distinction input MFDIS Main picture oscillator input MFS Main picture oscillator input MOSCI Main picture oscillator output MOSCO Main picture oscillator output MVS Main picture vertical synchronous input N/P NTSC/PAL switching input RCK Read clock output RDACK Digital/analog clock for R-Y component signal output RSW Dl <sub>0</sub> - Dl <sub>5</sub> output enable for R-Y component signal output SFDIS Subpicture field correction input SFDIS Subpicture field distinction input SHS Subpicture horizontal synchronous input SIZE Size selection input SOSCI Subpicture oscillator clock input SOSCO Subpicture oscillator clock output STILL Freeze frame input SVS Subpicture vertical synchronous input TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals VPS Vertical position input YDACK Digital/analog clock for Y component signal output YSW Dl <sub>0</sub> - Dl <sub>5</sub> output enable for Y component signal output YSW Dl <sub>0</sub> - Dl <sub>5</sub> output enable for Y component signal	DI <sub>0</sub> - DI <sub>5</sub>	Multiplexed B-Y, R-Y, and Y data inputs				
DOR <sub>0</sub> - DOY <sub>5</sub> R-Y data outputs  DOY <sub>0</sub> - DOY <sub>5</sub> Y data outputs  FC <sub>0</sub> and FC <sub>1</sub> Frame color selection input  FDE Field distinction data enable input  HPS Horizontal position input  MFC Main picture field correction input  MFDIS Main picture field distinction input  MHS Main picture horizontal synchronous input  MOSCI Main picture oscillator output  MOSCO Main picture vertical synchronous input  MVS Main picture vertical synchronous input  N/P NTSC/PAL switching input  RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signals  SFC Subpicture field correction input  SFDIS Subpicture field distinction input  SHS Subpicture horizontal synchronous input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCO Subpicture oscillator clock output  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal output	DISP	Subpicture on/off input				
DOY0 - DOY5 Y data outputs  FC0 and FC1 Frame color selection input  FDE Field distinction data enable input  HPS Horizontal position input  MFC Main picture field correction input  MFDIS Main picture field distinction input  MHS Main picture horizontal synchronous input  MOSCI Main picture oscillator output  MOSCO Main picture vertical synchronous input  MVS Main picture vertical synchronous input  N/P NTSC/PAL switching input  RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signals  SFC Subpicture field correction input  SFDIS Subpicture field distinction input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCO Subpicture oscillator clock output  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal output	DOB <sub>0</sub> - DOB <sub>5</sub>	B-Y data outputs				
FC <sub>0</sub> and FC <sub>1</sub> Frame color selection input  FDE Field distinction data enable input  HPS Horizontal position input  MFC Main picture field correction input  MFDIS Main picture field distinction input  MHS Main picture horizontal synchronous input  MOSCI Main picture oscillator input  MOSCO Main picture oscillator output  MVS Main picture vertical synchronous input  N/P NTSC/PAL switching input  RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signal output  SFDIS Subpicture field correction input  SFDIS Subpicture field distinction input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCI Subpicture oscillator clock output  Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals	DOR <sub>0</sub> - DOY <sub>5</sub>	R-Y data outputs				
FDE Field distinction data enable input  HPS Horizontal position input  MFC Main picture field correction input  MFDIS Main picture field distinction input  MHS Main picture horizontal synchronous input  MOSCI Main picture oscillator input  MOSCO Main picture oscillator output  MVS Main picture vertical synchronous input  N/P NTSC/PAL switching input  RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signal output  SFC Subpicture field correction input  SFDIS Subpicture field distinction input  SIZE Size selection input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCO Subpicture oscillator clock output  Freeze frame input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal output	DOY <sub>0</sub> - DOY <sub>5</sub>	Y data outputs				
HPS Horizontal position input MFC Main picture field correction input MFDIS Main picture field distinction input MHS Main picture horizontal synchronous input MOSCI Main picture oscillator input MOSCO Main picture oscillator output MVS Main picture vertical synchronous input N/P NTSC/PAL switching input RCK Read clock output RDACK Digital/analog clock for R-Y component signal output RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signals SFC Subpicture field correction input SFDIS Subpicture field distinction input SHS Subpicture horizontal synchronous input SIZE Size selection input SOSCI Subpicture oscillator clock input SOSCO Subpicture oscillator clock output STILL Freeze frame input SVS Subpicture vertical synchronous input TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals VPS Vertical position input YDACK Digital/analog clock for Y component signal output YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals VDD +5-volt power supply	FC <sub>0</sub> and FC <sub>1</sub>	Frame color selection input				
MFC Main picture field correction input MFDIS Main picture field distinction input MHS Main picture horizontal synchronous input MOSCI Main picture oscillator input MOSCO Main picture oscillator output MVS Main picture vertical synchronous input N/P NTSC/PAL switching input RCK Read clock output RDACK Digital/analog clock for R-Y component signal output RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signals SFC Subpicture field correction input SFDIS Subpicture field distinction input SIZE Size selection input SIZE Size selection input SOSCI Subpicture oscillator clock input SOSCO Subpicture oscillator clock output STILL Freeze frame input SVS Subpicture vertical synchronous input TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals VPS Vertical position input YDACK Digital/analog clock for Y component signal output YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signal	FDE	Field distinction data enable input				
MFDIS Main picture field distinction input MHS Main picture horizontal synchronous input MOSCI Main picture oscillator input MOSCO Main picture oscillator output MVS Main picture vertical synchronous input N/P NTSC/PAL switching input RCK Read clock output RDACK Digital/analog clock for R-Y component signal output RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signals SFC Subpicture field correction input SFDIS Subpicture field distinction input SFDIS Subpicture horizontal synchronous input SIZE Size selection input SOSCI Subpicture oscillator clock input SOSCO Subpicture oscillator clock output STILL Freeze frame input SVS Subpicture vertical synchronous input TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals VPS Vertical position input YDACK Digital/analog clock for Y component signal output YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals VDD +5-volt power supply	HPS	Horizontal position input				
MHS Main picture horizontal synchronous input  MOSCI Main picture oscillator input  MOSCO Main picture oscillator output  MVS Main picture vertical synchronous input  N/P NTSC/PAL switching input  RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signals  SFC Subpicture field correction input  SFDIS Subpicture field distinction input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCI Subpicture oscillator clock output  STILL Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	MFC	Main picture field correction input				
MOSCI Main picture oscillator input  MOSCO Main picture oscillator output  MVS Main picture vertical synchronous input  N/P NTSC/PAL switching input  RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signals  SFC Subpicture field correction input  SFDIS Subpicture field distinction input  SHS Subpicture horizontal synchronous input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCO Subpicture oscillator clock output  STILL Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	MFDIS	Main picture field distinction input				
MOSCO  Main picture oscillator output  MVS  Main picture vertical synchronous input  N/P  NTSC/PAL switching input  RCK  Read clock output  RDACK  Digital/analog clock for R-Y component signal output  RSW  Dlo - Dl5 output enable for R-Y component signals  SFC  Subpicture field correction input  SFDIS  Subpicture field distinction input  SIZE  Size selection input  SOSCI  Subpicture oscillator clock input  SOSCI  Subpicture oscillator clock output  Freeze frame input  SVS  Subpicture vertical synchronous input  TESTo - TEST2  Test terminals  VPS  Vertical position input  YDACK  Digital/analog clock for Y component signal output  YSW  DIo - Dl5 output enable for Y component signals  VDD  + 5-volt power supply	MHS	Main picture horizontal synchronous input				
MVS Main picture vertical synchronous input  N/P NTSC/PAL switching input  RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signals  SFC Subpicture field correction input  SFDIS Subpicture field distinction input  SHS Subpicture horizontal synchronous input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCO Subpicture oscillator clock output  STILL Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	MOSCI	Main picture oscillator input				
N/P  NTSC/PAL switching input  RCK  Read clock output  RDACK  Digital/analog clock for R-Y component signal output  RSW  Dl <sub>0</sub> - Dl <sub>5</sub> output enable for R-Y component signals  SFC  Subpicture field correction input  SFDIS  Subpicture field distinction input  SHS  Subpicture horizontal synchronous input  SIZE  Size selection input  SOSCI  Subpicture oscillator clock input  SOSCO  Subpicture oscillator clock output  STILL  Freeze frame input  SVS  Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS  Vertical position input  YDACK  Digital/analog clock for Y component signal output  YSW  Dl <sub>0</sub> - Dl <sub>5</sub> output enable for Y component signals  VDD  + 5-volt power supply	MOSCO	Main picture oscillator output				
RCK Read clock output  RDACK Digital/analog clock for R-Y component signal output  RSW Dl <sub>0</sub> - Dl <sub>5</sub> output enable for R-Y component signals  SFC Subpicture field correction input  SFDIS Subpicture field distinction input  SHS Subpicture horizontal synchronous input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCI Subpicture oscillator clock output  STILL Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	MVS	Main picture vertical synchronous input				
RDACK  Digital/analog clock for R-Y component signal output  RSW  DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signals  SFC  Subpicture field correction input  SFDIS  Subpicture field distinction input  SIZE  Size selection input  SOSCI  Subpicture oscillator clock input  SOSCO  Subpicture oscillator clock output  STILL  Freeze frame input  SVS  Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS  Vertical position input  YDACK  Digital/analog clock for Y component signal output  YSW  DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD  + 5-volt power supply	N/P	NTSC/PAL switching input				
output  RSW DI <sub>0</sub> - DI <sub>5</sub> output enable for R-Y component signals  SFC Subpicture field correction input  SFDIS Subpicture field distinction input  SHS Subpicture horizontal synchronous input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCO Subpicture oscillator clock output  STILL Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	RCK	Read clock output				
signals  SFC Subpicture field correction input  SFDIS Subpicture field distinction input  SHS Subpicture horizontal synchronous input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCO Subpicture oscillator clock output  STILL Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	RDACK					
SFDIS Subpicture field distinction input  SHS Subpicture horizontal synchronous input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCO Subpicture oscillator clock output  STILL Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	RSW					
SHS Subpicture horizontal synchronous input  SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCO Subpicture oscillator clock output  STILL Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	SFC	Subpicture field correction input				
SIZE Size selection input  SOSCI Subpicture oscillator clock input  SOSCO Subpicture oscillator clock output  STILL Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	SFDIS	Subpicture field distinction input				
SOSCI Subpicture oscillator clock input SOSCO Subpicture oscillator clock output STILL Freeze frame input SVS Subpicture vertical synchronous input TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals VPS Vertical position input YDACK Digital/analog clock for Y component signal output YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals VDD +5-volt power supply	SHS	Subpicture horizontal synchronous input				
SOSCO Subpicture oscillator clock output  STILL Freeze frame input  SVS Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	SIZE	Size selection input				
STILL  Freeze frame input  SVS  Subpicture vertical synchronous input  TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS  Vertical position input  YDACK  Digital/analog clock for Y component signal output  YSW  DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD  +5-volt power supply	SOSCI	Subpicture oscillator clock input				
SVS Subpicture vertical synchronous input TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	sosco	Subpicture oscillator clock output				
TEST <sub>0</sub> - TEST <sub>2</sub> Test terminals  VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	STILL	Freeze frame input				
VPS Vertical position input  YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - Di <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	SVS	Subpicture vertical synchronous input				
YDACK Digital/analog clock for Y component signal output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  VDD +5-volt power supply	TEST <sub>0</sub> - TEST <sub>2</sub>	Test terminals				
output  YSW DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals  V <sub>DD</sub> + 5-volt power supply	VPS	Vertical position input				
V <sub>DD</sub> + 5-volt power supply	YDACK	•				
- OD	YSW	DI <sub>0</sub> - DI <sub>5</sub> output enable for Y component signals				
	V <sub>DD</sub>	+ 5-volt power supply				
		Ground				

#### Pin Functions

**ADCK.** Y, R-Y and B-Y component signals selected with the analog switch are converted from analog to digital data in synchronization with this 6 MHz sampling clock. Digitized component signals are sequentially input to the  $Dl_0$  -  $Dl_5$  pins, also in synchronization with this clock.

**BDACK.** Digitized B-Y component signals are output from the  $DOB_0$  -  $DOB_5$  pins in synchronization with this 2.25 MHz sampling clock.

**BLANK.** When high, this output signal blanks the main picture, enabling the subpicture to be displayed.

**BSW.** A high logic level on BSW (while RSW and YSW are low) enables the  $Dl_0$  -  $Dl_5$  pins to be used for receiving 6-bit B-Y data from the A/D converter.

 $Dl_0$  through  $Dl_5$ . These multiplexed pins are used for 6-bit digitized subvideo input, either B-Y, R-Y or Y, depending on the levels of BSW, RSW and YSW.  $Dl_0$  is the least significant bit and  $Dl_5$  is the most significant bit.

**DISP.** This pin controls the BLANK signal. A high logic level enables BLANK, while DISP low inhibits it. The level of DISP has no effect on the DOB $_0$  - DOB $_5$ , DOR $_0$  - DOR $_5$ , and DOY $_0$  - DOY $_5$  pins.

DOB<sub>0</sub> through DOB<sub>5</sub>. These pins are used for 6-bit B-Y color difference output and depend on the status of BDACK. When no B-Y data is being output, the pins are in high impedance.

**DOR<sub>0</sub> through DOR<sub>5</sub>.** These pins are used for 6-bit R-Y color difference output and depend on the status of RDACK. When no R-Y data is being output, the pins are in high impedance.

DOY<sub>0</sub> through DOY<sub>5</sub>. These pins are used for 6-bit Y luminance output and depend on the status of YDACK. When no Y data is being output, the pins are in high impedance.

FC<sub>0</sub> and FC<sub>1</sub>. The combination of signals from these pins is used to specify subvideo frame color, as shown below:

Pin	White	Light Blue	Yellow	Green	
FC <sub>0</sub>	high	low	high	low	
FC <sub>1</sub>	high	high	low	low	



FDE. This pin is used to select external or internal field distinction. FDE high enables external field distinction, while FDE low inhibits the MFDIS and SFDIS pins and causes field distinction to be executed internally.

HPS and VPS. These horizontal and vertical input pins specify positioning of the subpicture. One of the four corners on the main picture can be selected by combining the input levels on HPS and VPS, as shown below.

Pin	Top Left	Bottom Left	Top Right	Bottom Right
HPS	high	high	low	low
VPS	high	low	high	low

MFC. Fields of the main picture are distinguished by the  $\mu$ PD4227x based on the phase relationship of the MHS and MVS signals. Field distinction may therefore be distorted if the signals are not in proper phase. In these cases, a high logic level on MFC can be used to reverse field distinction. MFC low has no effect on field distinction.

MFDIS. The even and odd fields of the main picture signal are distinguished based on the phase relationship of MHS and MVS. MFDIS can be used to provide an external signal indicating either an odd (high) or even (low) field.

MHS. This pin is used to input a horizontal synchronization signal for the main picture. The internal read clock oscillator is synchronized to the rising edge of MHS and increments the field buffer's read address counter, which is used to determine the horizontal display size and position of the sub picture.

MOSCI. This pin is used as an oscillator input for the main picture read clock. To use the internal oscillator, an external coil and capacitor must be installed. Alternatively, an 18 MHz external clock may be input to MOSCI.

**MOSCO.** This pin is used as an output for the feedback circuit of the main picture's internal oscillator.

MVS. This pin is used to input a vertical synchronization signal for the main picture. The falling edge of MVS resets the field buffer's internal read address counter, which is used to determine the vertical display size and position of the subpicture.

 $N/\overline{P}$ . A high logic level on this pin selects NTSC compatibility and a low selects PAL.

**RCK.** This pin is used as an output for the subpicture read clock, which is derived from MOSCI and MOSCO.

**RDACK.** Digital R-Y component signals are output from the  $DOR_0$  -  $DOR_5$  pins in synchronization with this 2.25 MHz sampling clock.

**RSW.** A high logic level on RSW (while BSW and YSW are low) enables the  $Dl_0$  -  $Dl_5$  pins to be used for receiving 6-bit R-Y data from the A/D converter.

SFC. The  $\mu$ PD4227x distinguishes subpicture fields based on the phase relationship of the SHS and  $\overline{\text{SVS}}$  signals. Field distinction of the subpicture may therefore be distorted if the signals are not in phase. SFC high can be used to reverse field distinction. SFC low has no effect on field distinction.

SFDIS. The even and odd fields of the subpicture signal(s) are distinguished based on the phase relationship of the SHS and SVS signals. This pin can be used to provide an external signal indicating either an odd (high) or even (low) field.

SHS. This pin is used to input the horizontal synchronization for the subpicture. The rising edge of this clock is used to synchronize the internal write clock oscillator which is then used to increment the write address counters for the line buffers and the field buffer.

SIZE. This input is used to specify size of the subpicture display area. SIZE high sets a full screen display and occupies 1/9 of the main picture. SIZE low displays 80% of the subpicture and occupies 1/12 of the main picture.

**SOSCI.** This pin is used as an oscillator input for the subpicture write clock. To use the internal oscillator, an external coil and capacitor must be installed. Alternatively, an 6 MHz external clock may be input to SOSCI.

**SOSCO.** This pin is used as an output for the feedback circuit of the subpicture's internal oscillator.

STILL. A high logic level selects a still picture, while STILL low selects a moving picture.

SVS. This pin is used to input the vertical synchronization signal for the subpicture. The falling edge of this signal resets the internal write address counters for the line buffers and the field buffer.

TEST<sub>0</sub> - TEST<sub>2</sub>. These are test pins and must be open.

**YDACK.** Digital Y component signals are output from the  $DOY_0$  -  $DOY_5$  pins in synchronization with this 9 MHz sampling clock.

**YSW.** A high logic level on YSW (while BSW and RSW are low) enables the  $Dl_0$  -  $Dl_5$  pins to be used for receiving 6-bit Y data from the A/D converter.




#### Application

The following block diagram illustrates one application for the  $\mu$ PD4227x in an NTSC television system.

The video signals for the subpicture are separated into Y, B-Y, and R-Y component signals and horizontal and vertical synchronization signals by the  $\mu$ PC1402 decoder. The Y, B-Y, and R-Y component signals are input in parallel to the  $\mu$ PC661 A/D converter, after which they are switched to the sequence Y, R-Y, Y, -, Y, B-Y, Y, using time-division multiplexing and converted to digital signals. In this instance, timing for the Y, R-Y, and B-Y conversion process is regulated by the  $\mu$ PD4227x.

After the  $\mu$ PD4227x receives the 6-bit digital data output by the  $\mu$ PC661, it compresses the subpicture data and stores one field. The output signals are sent by the  $\mu$ PD4227x to the  $\mu$ PC662, which contains three D/A converters assigned respectively to the Y, R-Y, and B-Y signals. If the analog component signals output by the D/A converters are to be used by the TV, they then are converted to an RGB signal by the  $\mu$ PC1364 matrix circuit. If they are to be used by the VCR, they are combined with the main picture signal after being converted into composite signals in the encoder circuit.

#### Application Example





## **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Supply voltage	V <sub>DD</sub>	4.5	5.0	5.5	٧	
Input voltage, high	VIH	2.4		V <sub>DD</sub> + 0.5	٧	
Input voltage, low	V <sub>IL</sub>	-1.0		0.8	٧	
Input oscillation frequency	fosc in		6		MHz	
Output oscilliation frequency	fosc out		18		MHz	•
Horizontal synchronizing pulse width	fHSYNC		4.8		μs	SHS and MHS pins
Ambient temperature	TA	-20		70	°C	

## **DC Characteristics**

 $T_A = -20 \text{ to } + 70^{\circ}\text{C}; V_{DD} = +5.0 \text{ V } \pm 10\%$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Supply current	l <sub>DD</sub>			75	mA	fosc IN = 6 MHz; fosc out = 18 MHz
Input leakage current	l <sub>l</sub>	-10		10	$\mu$ A $V_{IN} = 0 \text{ V to } V_{DD}$ ; all other pins not under test	
Output leakage current	lo	-10		10	μΑ	Outputs disabled; V <sub>OUT</sub> = 0 V to V <sub>DD</sub>
Output voltage, high	V <sub>ОН</sub>	2.4			ν	I <sub>OH</sub> = -1 mA
Output voltage, low	Vol			0.4	٧	I <sub>OL</sub> = 2 mA

Capacitance T<sub>A</sub> = 25°C; f = 1 MHz

Parameter	Symbol	Min	Тур	Max	Unit	Pins Under Test
Input capacitance	CI			5	pF	All inputs except SOSCI and MOSCI
Output capacitance	co			7	рF	All outputs except SOSCO and MOSCO
Oscillator input capacitance	C <sub>SOSCI</sub>		8		рF	SOSCI
	C <sub>MOSCI</sub>		10		pF	MOSCI
	Csosco		8		pF	sosco
	C <sub>MOSCO</sub>		10		pF	MOSCO

## **AC Characteristics**

 $T_A = -20 \text{ to } + 70^{\circ}\text{C}; V_{DD} = +5.0 \text{ V } \pm 10\%$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
ADCK pulse width, low	†ADL	70			ns	
ADCK pulse width, high	<sup>t</sup> ADH	70			ns	
YDACK pulse width, low	tyDAL	50			ns	
YDACK pulse width, high	t <sub>Y</sub> DAH	50	<del></del>		ns	
RDACK pulse width, low	†RDAL	200			ns	(Note 7)
RDACK pulse width, high	†RDAH	200			ns	(Note 7)
BDACK pulse width, low	†BDAL	200			ns	(Note 7)
BDACK pulse width, high	t <sub>BDAH</sub>	200	•		ns	(Note 7)
RCK pulse width, low	tRCKL	25			ns	
RCK pulse width, high	<sup>t</sup> rckH	25			ns	
Data input setup time	t <sub>DS</sub>	25			ns	
Data input hold time	t <sub>DH</sub>	30			ns	




## AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Y data access time	†ACY			5	ns	
Y data hold time	tohy	20			กร	
R-Y data access time	t <sub>ACR</sub>			7(RCK) + 25	ns	
R-Y data hold time	tohr	20			ns	
B-Y data access time	t <sub>AC B</sub>			7(RCK) + 25	ns	
B-Y data hold time	tонв	20			ns	
Output low impedance time	tLZ	5		100	ns	(Note 4)
Output high impedance time	tHZ	5		100	ns	(Note 4)
YSW, RSW, BSW low hold time from ADCK	tsw1	5		30	ns	
YSW, RSW, BSW high hold time from ADCK	tsw2	5		30	ns	
Rise and fall transition time	t <sub>T</sub>	3	·	35	ns	

#### Notes:

- (1) All voltages are referenced to ground.
- (2) Ac measurements assume  $t_T = 5$  ns.
- (3)  $V_{\mbox{\scriptsize IH}}$  (min) and  $V_{\mbox{\scriptsize IL}}$  (max) are reference levels for measuring the timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- (4) t<sub>OFF</sub> (max) defines the time at which the output becomes open-circuit and is not referenced to VOH or VOL.
- (5) The input/output signal reference level is 1.5 V.
- (6) fosc in equals 6 MHz; fosc out is 18 MHz.
- (7) The frame border output period is either 0.5 or 1.5 times as large as the standard value.
- (8)  $t_{LZ} \ge t_{HZ}$ .

Figure 1. Input Timing






Figure 2. Output Timing





Figure 4. Output Load (t<sub>LZ</sub> and t<sub>HZ</sub>)





#### Description

Serial/Parallel Converter ( $S \rightarrow P$ ). Converts the serially input 6-bit Y, R–Y, and B–Y subpicture signals into 18-bit parallel Y  $\bullet$  R–Y  $\bullet$  Y or Y  $\bullet$  B–Y  $\bullet$  Y signals, and then outputs them.

Vertical Filter. Executes averaging cycles and consists of two sets of line memory and an arithmetic circuit. If any one of the three lines is extracted to compress the screen vertically, the lines may become distorted on the screen. By averaging the data of the appropriate line with the preceding and succeeding lines, the filter prevents distortion.

**Buffer Memory.** Stores subpicture signals input during read operation and has a one-line capacity of 86 words by 18 bits.

**Field Memory.** Stores one 7,568-word by 18-bit field of a subpicture. Data is written into field memory when no subpicture is being displayed.

**Buffer Memory Write Address Counter.** Supplies write addresses to the buffer memory.

Buffer Memory Read Address Counter. Supplies read addresses to buffer memory in synchronization with the field memory write address counter and remains in standby during a field memory read cycle.

**Buffer Memory Address Selector.** Alternately outputs write and read addresses to buffer memory.

Field Memory Write Address Counter. Supplies write addresses to field memory and consists of horizontal and vertical address counters, the former of which is synchronized with the buffer memory read address counter. The counter remains in standby during a memory read cycle. When the address reaches its maximum value, the counter stops counting.

Field Memory Read Address Counter. Supplies read addresses to field memory and consists of horizontal and vertical address counters. Data read from field memory always takes priority over data written to it. Thus, the counter never enters standby in normal operation. When the address reaches its maximum value, the counter stops counting.

Refresh Address Counter. Supplies refresh addresses to field memory. When write/read operation to field memory terminates, this counter refreshes the memory location corresponding to its current value. The 6 MHz input clock is frequency-divided and supplied to the counter. It remains in standby while data is being read from or written into field memory. When the address reaches its maximum value, this counter stops counting and the address returns to the initial address.

Field Memory Address Selector. Alternately supplies the write, read, and refresh addresses.

Output Data Selector. Switches the subpicture signal read from field memory with the frame color signal selected by  $FC_0$  and  $FC_1$  and outputs the signal. This selector also concurrently executes parallel/serial conversion (12 bits  $\rightarrow$  6 bits) of the Y subpicture signal.

Input Controller and Oscillator. Controls the subpicture signal until it is written into field memory. This circuit oscillates the 6 MHz input clock synchronously with SHS. Using this clock as the reference, the circuit controls vertical filtering, i.e., buffer memory write/read operation, and field memory write operation. This circuit also generates the ADCK, YSW, RSW, and BSW control signals transmitted to the 6-bit A/D converter.

Output Controller and Oscillator. Controls the subpicture signal during the time in which the signal is read and then output from field memory. This circuit oscillates the 18 MHz output clock synchronously with MHS. Using this clock as the reference, the circuit controls field memory read operation and the data selector, and also generates the YDACK, RDACK and BDACK control signals transmitted to the 6-bit D/A converter. The BLANK and RCK signals are also generated by this circuit.

#### **OPERATION**

#### Writing the Subpicture Signals

Subpicture signals are converted by the 6-bit  $\mu$ PC661 A/D converter into digital data, and then input from DI. At this time, the subpicture signals are sequentially switched with the YSW, RSW, and BSW data switching signals and serially sampled as shown in table 4.

The (-) data is not actually transferred. Subpicture signals are converted by the serial/parallel converter into 18-bit Y • R-Y • Y or Y • B-Y • Y data. They are then averaged by the vertical filter, whose configuration is shown in figure 5.

After being averaged by the vertical filter, the subpicture signals are extracted line by line from the three lines. They are then written into buffer memory. Once field memory read operation terminates, the subpicture signals are subsequently read from buffer memory and written into field memory at a rate of 1.5 MHz.

Two types of subpicture write areas, one for NTSC applications and the other for PAL, are shown in figures 6 and 7. The odd and even fields deviate by one line in the vertical write area to enable field-to-field line offset sampling and improve vertical resolution.



Figure 5. Vertical Filter Configuration





Figure 6. NTSC Subpicture Write Area



## Reading the Subpicture Signals

After being written into field memory, subpicture signals are read synchronously with the signals from MHS and MVS. Reading of subpicture signals is executed for all data written (the 4.5 MHz reading rate is three times as high as the writing rate). Subpicture signals then pass the selector and are output through DOY, DOR, and DOB. In addition to switching and outputting the subpicture and frame signals, the selector executes 12 to 6 bit, parallel to serial conversion of the Y signal.

The playback area is determined by the blanking signal and not by the write area. The display position is controlled by changing the timing of the read address counter according to the state of the HPS and VPS input pins. The playback area and display position vary with the NTSC/PAL method and screen size (full versus 80% full) as shown in figures 8 through 15. Any value in the display position includes the frame signal, which has a 220 ns (horizontal) x 1 line (vertical) area.



Figure 7. PAL Subpicture Write Area




Figure 8. Subpicture Playback Area in NTSC Applications with Full Screen Display






Figure 9. Subpicture Playback Area in NTSC Applications with 80% Screen Display




Figure 10. Subpicture Playback Area in PAL Applications with Full Screen Display






Figure 11. Subpicture Playback Area in PAL Applications with 80% Screen Display




Figure 12. Subpicture Display Position in NTSC Applications with Full Screen Display






Figure 13. Subpicture Display Position in NTSC Applications with 80% Screen Display




Figure 14. Subpicture Display Position in PAL Applications with Full Screen Display







Figure 15. Subpicture Display Position with 80% Screen Display



### **Line Array Correction**

Subpicture processing executes screen compression, in which the output data rate of the field memory is three times as high as the input data rate. A read cycle will catch up to, and then pass, a write cycle about midway on the screen. Afterward, old fields are read, and a field seam is produced where the two fields meet.

This problem is corrected during an old field read cycle by advancing the vertical address counter to its regular value and then incrementing it by one. The correction cycle varies depending on whether a main picture or subpicture field (odd versus even) field is involved (tables 6 and 7).

Table 6. Outrunning When the Main Picture and Subpicture Have the Same Fields

	Subpicture					
Main Picture	Odd	Even				
Odd	(before outrunning)	 (after outrunning)				
Even	+ 1 (after outrunning)	(before outrunning)				

#### Notes:

(1) += address counter is incremented to its normal value plus 1.

(2) — = no operation.

Table 7. Outrunning When the Main Picture and Subpicture Have Different Fields

	Subpleture					
Main Picture	Odd	Even				
Odd	+ 1 (after outrunning)	(before outrunning)				
Even	+ 1 (before outrunning)	+1* (after outrunning)				

#### Notes:

- (1) + = address counter is incremented to its normal value plus 1.
- (2) = no operation.
- (3) \* indicates that the address counter holds its status and is not incremented.


#### **Field Distinction**

The  $\mu$ PD4227x executes line offset sampling and line array correction. The former offsets write lines between the even and odd fields by one line. The latter advances the vertical read address counter to its normal value plus one by combining the main picture and subpicture fields. This prevents a seam line from appearing on the subpicture when part of it is displaying one field and the rest is displaying the other field.

In both cases, the  $\mu$ PD4227x executes field distinction to learn the status (odd or even) of the main picture and subpicture signals. The result is determined by the phase differences between  $\overline{\text{MHS/SHS}}$  and  $\overline{\text{MVS/SVS}}$  and by the state of MFC and SFC (figure 16).



Figure 16. Field Distinction



#### Frame Signal Generation

The  $\mu$ PD42272 contains the data for four colors: white, yellow, light blue, and green. These colors are used for frame signals and are selected by the FC<sub>0</sub> and FC<sub>1</sub> frame color selection input signals. The data selector

switches the subpicture to the frame signal and then outputs it. The vertical width of the frame signal is one line; the horizontal width of 220 ns is determined by the YDACK, RDACK, and BDACK D/A clocks and the blanking signal (figure 17).

Table 8. Frame Signal Generation


									Sig	nai								
	Υ					R-Y				В-Ү								
Color:	DO <sub>5</sub>	DO <sub>4</sub>	DO <sub>3</sub>	DO <sub>2</sub>	DO <sub>1</sub>	DO <sub>0</sub>	DO <sub>5</sub>	DO <sub>4</sub>	DO <sub>3</sub>	DO <sub>2</sub>	DO <sub>1</sub>	DO <sub>0</sub>	DO <sub>5</sub>	DO <sub>4</sub>	DO <sub>3</sub>	DO <sub>2</sub>	DO <sub>1</sub>	DO
White	1	0	1	0	1	1	1	0	0	0	0	0	1	0	0	0	0	0
Yellow	1	0	0	1	1	0	1	0	0	0	1	1	0	0	1	1	0	1
Light blue	0	1	1	1	1	0	0	0	1	1	0	1	1	0	0	1	1	1
Green	0	1	1	0	1	0	0	1	0	0	0	0	0	1	0	0	1	1

The  $\mu$ PD4227x writes the Y, R–Y, B–Y subpicture signals serially using the  $\mu$ PC661, a six-bit A/D converter with analog switching. For read operation, the R–Y and B–Y signal sampling phases are reversed. For the output signals, there is a 180° phase difference between the R–Y and B–Y signals. Frame signals containing phase

differences that are similarly output cause gradation because the frame signals deviate at the edges. To prevent this deviation, the  $\mu$ PD42272 aligns the edges of the frame signal by adjusting RDACK and BDACK during the frame signal output period (figure 18).



Figure 17. Frame Signal



#### **Data Output**

Subpicture signals are compressed to the scale of 1:9 (horizontal = 1:3 and vertical = 1:3) and then output through the DOY, DOR, and DOB output pins. The output period is about one-ninth of one field period of the main picture, or 16.7 ms. DOY, DOR, and DOB are in high impedance for the remaining eight-ninths of the period and no data is output (figure 19).

The signal level of the high impedance period must meet the pedestal level, i.e., the level of the initial input signal. The signal level is determined by resistors that pull up or down the DOY, DOR, and DOB pins. In the  $\mu$ PD4227x, the D/A converter clocks are output cyclically (every 2.25 MHz) during the no signal period. The  $\mu$ PD6901 six-bit D/A converter converts into analog data the data determined by pull-up or pull-down resistors, enabling the signal to be at a constant level.

The input signal pedestal level is determined at clamp levels of the  $\mu$ PC661 six-bit A/D converter. For the  $\mu$ PD661, the Y signal clamp output is the R-Y and B-Y output. All Y outputs are thus pulled down. For R-Y and B-Y output, only DOR<sub>5</sub> and DOB<sub>5</sub> are pulled up, respectively, and the other outputs are pulled down (figures 20 and 21).

#### **Outside Control**

**Specified Frame Color.** The  $\mu$ PD42272 can generate one of four frame colors (white, yellow, light blue, and green) depending on the levels of FC<sub>0</sub> and FC<sub>1</sub> (table 9).

Table 9. Frame Color Input Levels

Pin	White	Light Blue	Yellow	Green
FC0	н	L	Н	L
FC1 H		Н	L	L

Specified Subpicture Size. The  $\mu$ PD4227x can select one of two subpicture sizes using the SIZE subpicture selection input. When its input level is high, the display area is set to one-ninth of the main picture (full screen display). A low level sets the display area to one-twelfth, or 80%, of the main picture.

**Specified Subpicture Position.** The  $\mu$ PD4227x can select one of four subpicture display positions (one of the four corners on the main picture) using a combination of signals from the VPS and HPS position selection input pins (table 10).

Table 10. VPS and HPS Input Levels

Pin	Top Left	<b>Bottom Left</b>	Top Right	Bottom Right
VPS	Н	L	Н	L
HPS	Н	Н	L	L

Specified Still Picture. The  $\mu$ PD4227x can display a still subpicture using the still picture request input. When the level of STiLL is high, a freeze frame picture is displayed. When the input level is low, the moving picture is selected.



Figure 18. Frame Signal Alignment




Figure 19. Subpicture Data Output






Figure 20. Data Output Signal Adjustment






Figure 21. R-Y and B-Y Output Signal Adjustment






## **Timing Waveforms**

## Input Timing






## **Output Timing**






# Output Timing 2





## Output Timing 3



## Output Timing 4

