
MOTOROLA SEMICONDUCTOR TECHNICAL DATA


16K x 4 Bit Static RAM

The MCM6288C is a 65,536 bit static random access memory organized as 16,384 words of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption for greater reliability.

- Single 5 V ± 10% Power Supply
- · Low Power Operation: 120 mA Maximum, Active AC
- · Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 12, 15, 20, 25, 35 ns
- . Two Chip Controls:
 - E for Automatic Power Down
 - $\overline{\mathbf{G}}$ for Fast Access to Data and Elimination of Bus Contention Problems
- Fully TTL-Compatible Three-State Output



MCM6288C



PIN	I ASSIGNM	ENT
АО [1 • 22	p vcc
A1 [2 21	3 A13
A2 [3 20	A12
A3 [4 19	D A11
A4 [5 18	A10
A5 [6 17] A9
A6 [7 16	D DQ0
A7 [8 15	DQ1
A8 [9 14	DQ2
ĒŪ	10 13	DQ3
v _{ss} d	11 12	₽w

A0 - A13 Address Input DQ0 - DQ3 Data Input/Data Output W Write Enable E Chip Enable	PIN NAMES	
NC No Connection VCC Power Supply (+ 5 V) VSS Ground	DQ0 - DQ3 Data Input/Data Output W Write Enable E Chip Enable NC No Connection VCC Power Supply (+ 5 V)	t ;

TRUTH TABLE (X = Don't Care)

Ē	W	Mode	V _{CC} Current	Output
Н	×	Not Selected	ISB1, ISB2	High-Z
L	н	Read	ICCA	Dout
L	L	Write	ICCA	High-Z

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	٧
Output Current	lout	± 20	mΑ
Power Dissipation	PD	1.0	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature — Plastic	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3**	V
Input Low Voltage	VIL	- 0.5*	_	0.8	V

^{*} V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	lkg(I)		± 1.0	μА
Output Leakage Current ($\overline{E} \approx V_{IH}$ or $\overline{G} = V_{IH}$, $V_{out} \approx 0$ to V_{CC})	likg(O)	_	± 1.0	μА
Standby Current (\$\overline{E} \ge V_{CC} - 0.2 \text{ V, V}_{in} \le V_{SS} + 0.2 \text{ V, or } \ge V_{CC} - 0.2 \text{ V, V}_{CC} = Max, f = 0 MHz)	ISB2		10	mA
Output Low Voltage (I _{OL} = 8.0 mA)	VOL		0.4	V
Output High Voltage (IOH = - 4.0 mA)	VOH	2.4		V

POWER SUPPLY CURRENTS

Parameter	Symbol	- 12	- 15	- 20	- 25	- 35	Unit
AC Active Supply Current (i _{out} = 0 mA)	ICCA	120	120	110	110	110	mA
AC Standby Current (TTL Levels, VCC = Max)	^I SB1	45	40	35	30	30	mA

$\textbf{CAPACITANCE} \text{ (f = 1.0 MHz, dV = 3.0 V, T}_{\textbf{A}} = 25^{\circ}\text{C, Periodically Sampled Rather Than 100\% Tested)}$

Parameter	Symbol	Max	Unit
Address and Control Input Capacitance	Cin	6	pF
I/O Capacitance	C _{I/O}	7	рF

^{**} V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2.0 V ac (pulse width \leq 20 ns)

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Measurement Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 5 ns	

READ CYCLE (See Notes 1 and 2)

	Symb	ol	-	12	•	15	- :	20	- :	25	-;	35		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	†RC	12	_	15	_	20	_	25	-	35	_	ns	3
Address Access Time	tavqv	taa	_	12	_	15	_	20	_	25	_	35	ns	
Enable Access Time	tELQV	tACS	_	12	_	15		20		25	_	35	ns	4
Output Enable Access Time	†GLQX	^t OE	_	6	_	8	_	10	_	12	_	15	ns	
Output Hold from Address Change	tAXQX	tон	4		4	_	4		4	_	4	 -	ns	5, 6, 7
Enable Low to Output High-Z	†ELQX	tCLZ	4	-	4	_	4	_	4	-	4	_	ns	5, 6, 7
Enable High to Output High-Z	tEHQZ	^t CHZ	0	6	0	8	0	8	0	10	0	15	ns	5, 6, 7
Output Enable Low to Output Active	†GLQX	tOLZ	0	_	0	-	0	_	0		0	-	ns	5, 6, 7
Output Enable High to Output High-Z	†GHQZ	tonz	0	6	0	7	0	8	0	10	0	15	ns	5, 6, 7
Power Up Time	†ELICCH	tpU	0	_	0	_	0	_	0	_	0	_	ns	
Power Down Time	†EHICCL	tPD	—	12	_	15	_	20	_	25	_	35	ns	

NOTES:

- 1. \overline{W} is high for read cycle.
- 2. For devices with multiple chip enables, $\overline{E1}$ and E2 are represented by \overline{E} in this data sheet. E2 is of opposite polarity to \overline{E} .
- 3. All timings are referenced from the last valid address to the first transitioning address.
- 4. Addresses valid prior to or coincident with E going low.
- 5. At any given voltage and temperature, tehQZ max is less than telQX (min), and tghQZ (max) is less than tglQX (min), both for a given device and from device to device.
- 6. Transition is measured \pm 500 mV from steady-state voltage with load of Figure 1B.
- 7. This parameter is sampled and not 100% tested.
- 8. Device is continuously selected ($\overline{E} = V_{IL}$, $\overline{G} = V_{IL}$).

AC TEST LOADS




Figure 1A


Figure 1B

TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

NOTE: For information on output I-V characteristics, see Chapter 8, Section 1.

READ CYCLE 1 (See Note 8)



READ CYCLE 2 (See Notes 2 and 4)




WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

	Symb	ol	-	12	-	15	- 2	20	- 2	25	-:	35		
Parameter	Std	Alt	Min	Max	Unit	Notes								
Write Cycle Time	tavav	twc	12	_	15	_	20	-	25	_	35		ns	4
Address Setup Time	tAVWL	tAS	0	_	0	_	0	_	0		0		ns	
Address Valid to End of Write	tavwh	taw	10	-	12	_	15	-	20	_	30	<u> </u>	ns	
Write Pulse Width	tWLWH-	twp	10	_	12		15	-	20	-	30	_	ns	
Write Pulse Width, G High	twlwh,	twp	8	-	10	_	12	-	15	-	25		ns	5
Data Valid to End of Write	tDVWH	tow	6	T -	7		8		10	_	15	_	ns	
Data Hold Time	twhox	tDH	0	_	0	-	0	_	0	_	0	<u> </u>	ns	
Write Low to Output High-Z	twlqz	twz	0	6	0	7	0	8	0	10	0	15	ns	6, 7, 8
Write High to Output Active	twhax	tow	4	-	4		4	-	4	_	4		ns	6, 7, 8
Write Recovery Time	twhax	twn	0	_	0	—	0	-	0	I -	0	_	ns	

NOTES:

- 1. A write occurs during the overlap of $\overline{\mathbf{E}}$ low and $\overline{\mathbf{W}}$ low.
- 2. For devices with multiple chip enables, E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E.
- 3. For Output Enable devices, if \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 5. For Output Enable devices, if $\overline{G} \ge V_{IH}$, the output will remain in a high impedance state.
- 6. At any given voltage and temperature, twLQZ max is less than twHQX min, both for a given device and from device to device.
- 7. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 8. This parameter is sampled and not 100% tested.

WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)




WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)

	Symt	Symbol		- 12		- 15		- 20		- 25		- 35		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	†AVAV	twc	12	—	15	_	20	—	25	_	35	<u> </u>	ns	4
Address Setup Time	†AVEL	tAS	0	-	0	_	0	<u> </u>	0	_	0	_	ns	
Address Valid to End of Write	†AVEH	tAW	8	-	12	_	15	_	20	_	25	_	ns	
Enable to End of Write	tELEH, tELWH	tcw	8	-	10	-	12	-	15	-	25	_	ns	5, 6
Data Valid to End of Write	tDVEH	tow	6	_	7	-	8	_	10		15	_	ns	
Data Hold Time	tEHDX	tDH	0	_	0	_	0	_	0	—	0	_	ns	
Write Recovery Time	tEHAX	twR	0	_	0	_	0	_	0	_	0	_	ns	


NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. For devices with multiple chip enables, $\overline{E1}$ and $\overline{E2}$ are represented by \overline{E} in this data sheet. $\overline{E2}$ is of opposite polarity to \overline{E} .
- 3. For Output Enable devices, if \overline{G} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
- 4. All timings are referenced from the last valid address to the first transitioning address.
- 5. If \overline{E} goes low coincident with or after \overline{W} goes low, the output will remain in a high impedance state.
- 6. If E goes high coincident with or before W goes high, the output will remain in a high impedance state.

WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM6288CP12 MCM6288CP12R2 MCM6288CP15R2 MCM6288CP15R2 MCM6288CP20R2 MCM6288CP25R2 MCM6288CP25R2 MCM6288CP25R2 MCM6288CP35R2