


TOSHIBA CCD AREA IMAGE SENSOR CCD(Charge Coupled Device)

# TCD5580C

## 2 / 3 INCH 640k FIT CCD (EIA)

TCD5580C is a frame interline CCD area image sensor developed for a 3-CCD color camera (NTSC TV system). This device has signal pixels of 1216 (horizontal) × 492 (vertical), and its image size agrees with 2 / 3 inch type optical system.

This device offers high sensitivity, high resolution and low smearing, and reduces lag, picture sticking, after image, picture distortion and microphonic noise. It can be used for video cameras, surveillance cameras, object detection and pattern recognition.



Weight : 7.9g (Typ.)

### FEATURES

- Total Signal Pixel Number : 1290 (H) × 496 (V)  
(Signal Pixel Number within Effective Period: 1184 (H) × 485 (V))
- Signal Pixel Number : 1216 (H) × 492 (V)
- Pixel Size : 7.4 μm (H) × 13.6 μm (V)
- Image Size : 8.998mm (H) × 6.691mm (V)  
(Image Size within Effective Period: 8.762mm (H) × 6.596mm (V))
- Package : 24 pin DIP, Ceramics, Multi-Coring Glass
- Additional Function : Electronic Shutter (1 / 60 ~ 1 / 1500)
- Transfer System : Frame Interline Transfer
- Diagonal Length : 10.967mm (within Effective Image Area)
- Aspect Ratio : -0.371% (within Effective Image Area)


961001EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.


**MAXIMUM RATINGS ( $V_{SS} = 0V$ )**

CHARACTERISTIC	SYMBOL	RATING	UNIT
Vertical CCD Clock Pulse Voltage	$V_{\phi V}$	- 10~18	V
Horizontal CCD Clock Pulse Voltage	$V_H$	- 0.3~18	V
Reset Pulse Voltage	$V_{RS}$		V
Reset Drain Voltage	$V_{RD}$		V
Output Transistor Drain Voltage	$V_{OD}$		V
Test Terminal Voltage	$V_{TP}$		V
Overflow Drain Voltage	$V_{OFD}$		- 0.3~45
Operating Temperature	$T_{opr}$	- 20~60	°C
Storage Temperature	$T_{stg}$	- 40~85	°C

**PIN CONNECTIONS**




CIRCUIT DIAGRAM



PIN NAMES

SYMBOL	PIN NAME	SYMBOL	PIN NAME
$\phi$ I1	Image Part V-CCD Clock (Phase 1)	OD1	Output Transistor Drain 1
$\phi$ I2	Image Part V-CCD Clock (Phase 2)	OD2	Output Transistor Drain 2
$\phi$ I3	Image Part V-CCD Clock (Phase 3)	OFD	Overflow Drain
$\phi$ I4	Image Part V-CCD Clock (Phase 4)	TP1	Test Pin 1
$\phi$ H1A	Horizontal CCD Clock (Phase 1)	TP2	Test Pin 2
$\phi$ H1B	Final Stage Clock (Phase 1)	OS	Output Transistor Source
$\phi$ H2	Horizontal CCD Clock (Phase 2)	RS	Reset Gate
$\phi$ S1	Storage Part Transfer Clock (Phase 1)	OG	Output Gate
$\phi$ S2	Storage Part Transfer Clock (Phase 2)	SS1	Substrate (1) (Ground)
$\phi$ S3	Storage Part Transfer Clock (Phase 3)	SS2	Substrate (2) (Ground)
$\phi$ S4	Storage Part Transfer Clock (Phase 4)	SS3	Substrate (3) (Ground)
HOD	Horizontal Overflow Drain	RD	Reset Drain



**OPTICAL AND ELECTRICAL CHARACTERISTICS**

Tungsten electric lamp light of 3000K color temperature passing a cyan filter C500 (1.0mm thick, made by HOYA GLASS CO.) and an infrared cut filter (mesial magnitude 680nm).

TC6317AF is available for CCD drive timing pulse generator IC and on the field storage mode.

A measurement point is CCD output signal (emitter follower output).

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Photo Sensitivity	R		70	80	—	mV / lx
Saturation Voltage	V <sub>SAT</sub>	V <sub>OFD</sub> adjustment	600	1000	—	mV
Dark Signal Voltage	V <sub>DRK</sub>	T <sub>c</sub> = 60°C	—	1	2	mV
Reset Pulse Feed Through	RFT		—	400	700	mV
Smear	SMR		—	- 120	- 115	dB
Output Impedance	Z <sub>O</sub>		—	250	300	Ω
Output Transistor Current	I <sub>OD</sub>		—	11	15	mA
Lag	LAGd	V <sub>sig</sub> = 20mV	—	0.1	1	mV
Blooming Margin	BLM	V <sub>OFD</sub> adjustment	8500	—	—	Time

(Note) V<sub>OFD</sub> adjustment

Operate CCD under 8500 times the light intensity of the standard condition.

CCD output signal is 200mV under the standard condition.

And then set up V<sub>OFD</sub> to a voltage not to be occurred Blooming.

**OPERATING CONDITION**

CHARACTERISTIC		SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARK	
Image Part Clock Pulse Voltage	Field Shift	$V_{\phi FS}$	14.5	15.0	15.5	V		
	Line Shift	"H" Level	$V_{\phi IH}$	-0.5	0		0.5	
		"L" Level	$V_{\phi IL}$	-9.5	-9.0		-8.5	
Storage Part Clock Pulse Voltage	"H" Level	$V_{\phi SH}$	-0.5	0	0.5	V		
	"L" Level	$V_{\phi SL}$	-9.5	-9.0	-8.5			
Horizontal CCD Clock Pulse Voltage		$V_{\phi H}$	4.5	5.0	5.5	$V_{p-p}$		
Reset Pulse Voltage	"H" Level	$V_{\phi RSH}$	15.5	16.25	17.0	V		
	"L" Level	$V_{\phi RSL}$	11.0	11.25	11.5			
Output Gate Voltage		$V_{OG}$	3.1	3.6	4.1	V		
Reset Drain Voltage		$V_{RD}$	14.5	15.0	15.5	V		
First Output Transistor Drain Voltage		$V_{OD1}$	14.5	15.0	15.5	V		
Second Output Transistor Drain Voltage		$V_{OD2}$	14.5	15.0	15.5	V		
Test Pin (1) Voltage		$V_{TP1}$	14.5	15.0	15.5	V		
Test Pin (2) Voltage		$V_{TP2}$	0	0	0	V		
Horizontal Overflow Drain Voltage		$HOD$	14.5	15.0	15.5	V		
Overflow Drain Voltage		$V_{OFD}$	7~20			V	(Note 1)	
Electronic Shutter Pulse Voltage		$V_{ES}$	14.5	15.0	15.5	$V_{p-p}$	(Note 2)	


(Note 1)  $V_{OFD}$  values is indicated on package. Adjustment voltage is  $\pm 0.2V$ . Symbol and voltage is as follows;

Symbol	A	B	C	D	E	F	G	H	J	K	L
Voltage (V)	7.0	7.5	8.0	8.5	9.0	9.5	10.0	10.5	11.0	11.5	12.0
Symbol	M	N	P	Q	R	S	T	U	V	W	X
Voltage (V)	12.5	13.0	13.5	14.0	14.5	15.0	15.5	16.0	16.5	17.0	17.5
Symbol	Y	Z	1	2	3						
Voltage (V)	18.0	18.5	19.0	19.5	20.0						


(Note 2) This pulse puts in through a capacitor.

**CLOCK CHARACTERISTICS**


CHARACTERISTIC		SYMBOL	MIN.	TYP.	MAX.	UNIT
Horizontal CCD Clock Frequency		$f_{\phi H}$	—	22.5	—	MHz
Reset Pulse Frequency		$f_{\phi RS}$	—	22.5	—	
Image Part Clock Pulse Frequency	Charge Sweep	$f_{\phi I(1)}$	—	1.25	—	
	Field Transfer	$f_{\phi I(2)}$	—	0.625	—	
Storage Part Clock Pulse Frequency	Charge Sweep	$f_{\phi S(1)}$	—	1.25	—	
	Field Transfer	$f_{\phi S(2)}$	—	0.625	—	
	Line Shift	$f_{\phi S(3)}$	—	15.75	—	kHz
Image Part Vertical CCD Clock Capacitance	Phase 1	$C_{\phi I1}$	—	4000	—	pF
	Phase 2	$C_{\phi I2}$	—	4600	—	
	Phase 3	$C_{\phi I3}$	—	4000	—	
	Phase 4	$C_{\phi I4}$	—	4600	—	
Storage Part Vertical CCD Clock Capacitance	Phase 1	$C_{\phi S1}$	—	3000	—	
	Phase 2	$C_{\phi S2}$	—	3900	—	
	Phase 3	$C_{\phi S3}$	—	3000	—	
	Phase 4	$C_{\phi S4}$	—	3900	—	
Horizontal CCD Clock Capacitance		$C_{\phi H1A}$	—	300	—	
		$C_{\phi H2}$	—	300	—	
Final Stage Clock Capacitance		$C_{\phi H1B}$	—	7	—	
Reset Gate Clock Capacitance		CRS	—	5	—	









TIMING CHART (EXPANDED)




TIMING CHART



TIMING CHART




TIMING CHART



TIMING CHART

Unit :  $\mu\text{s}$   
 $\Delta T = 0.17 \mu\text{s}$





**PRECAUTIONS FOR USE OF CCD IMAGE SENSOR****1. Static Electricity**

CCD Image Sensor is protected against static electricity, but inferior puncture mode device due to static electricity is sometimes detected. In handling the device, it is necessary to execute the following static electricity preventive measures, in order to prevent the trouble rate increase of the manufacturing system due to static electricity.

- a. Prevent the generation of static electricity due to friction by making the work with bare hands or by putting on cotton gloves and non-charging working clothes.
- b. Discharge the static electricity by providing earth plate or earth wire on the floor, door or stand of the work room.
- c. Ground the tools such as soldering iron, radio cutting plier or pincette.

It is not necessarily required to execute all precaution items for static electricity.

It is all right to mitigate the precautions by confirming that the trouble rate within the prescribed range.

**2 Window Glass**

As the dust and station on the glass window of the package will cause black flow on the picture, never fail to clean the glass surface before using. (Blow compressed vapor, and wipe off the dust, and dirt with soft cloth or paper slightly moistened with alcohol).

Fully take care for the handling of the device as the window glass will break or a strong friction is given to the window glass surface.

**3. Incident Light**

CCD image sensor has sensitivity in a wide range zone of light wave length, but its characteristics will sometimes widely change when used with loong wave length input light outside the visual light zone.



