# **Programmable Analog** Signal Processor

GP520A - DATA SHEET

#### **FEATURES**

- · programmable parameters
  - gain
  - low pass filter
  - high pass filterAGC threshold

  - release time
  - MPO
  - receiver bias voltage
- · on-chip voltage regulator
- typical gain 60 dB
- voltage drive output stage
- · telecoil preamp

#### STANDARD PACKAGING

• Chip (136 x 110 mils) Au Bump

#### CIRCUIT DESCRIPTION

The GP520A is a programmable analog signal path IC designed for use in hearing instruments. The GP520A's programmable parameters are adjusted by external programming currents, such as generated by the GP521. The GP520A provides a 2.5 µA reference current for use by the GP521. Sixteen settings are possible in the GP521, allowing the Programmable Current Sink (PCS) to sink between 0 and 1.875 x  $I_{per}$ .

The GP520A is composed of five functional blocks. The input preamp, a filter block, the AGC block, MPO clipper and the output stage.


Principle features of the preamp are the input impedance 100 k $\Omega$  and a gain of 14 dB.

The programmable filter block is composed of a low pass and high pass filter which generates a range of high and low pass corner frequencies. Although the control current to this block varies linearly, linear to logarithmic conversion is performed internally in order to adjust the corner frequencies logarithmically. Both filters feature a 12 dB/octave rolloff and unity gain.

The filters are followed by an AGC block. Up to 35 dB of adjustable gain is provided as well as programmable threshold and release time. The attack time of the AGC block remains fixed and is independent of the release time. The output current is driven into the preamp of the clipper, thus, the AGC converts a voltage input into a current output and is therefore, a transconductance block.

The next stage is an electronic MPO control peak "clipper" providing electronic clipping of the signal and setting of the maximum output level. The clipper output is also a transconductance block and drives a 40 k $\Omega$  resistor (R<sub>OUT.8</sub>) tied to the supply.

The input of the final stage is an inverting operational amplifier. A feedback resistance of 240 k $\Omega$  is provided internally and this final stage is thus configured as a voltage drive output stage. The DC bias current through the receiver is also programmable.



## FUNCTIONAL BLOCK DIAGRAM

Revision Date: May 1998 Document No. 510 - 78 - 06

#### **CHIP PAD DIAGRAM**

#### **ABSOLUTE MAXIMUM RATINGS**

| PARAMETER                           | VALUE / UNITS                         |
|-------------------------------------|---------------------------------------|
| Supply Voltage                      | 5 V                                   |
| Pad 3, 8, 10, 11, 13, 17            | -0.1 V to $V_{CC} + 0.1 V$            |
| Pad 1, 15, 16, 18, 19, 22, 24, 26   | -0.1 V to $V_{REG} + 0.1 V$           |
| Pad 4, 5, 7, 14, 20, 21, 23, 25, 27 | -0.1 V to 0.7 V                       |
| Pad 2                               | $V_{REG}$ -0.7 V to $V_{REG}$ + 0.1 V |

**CAUTION** CLASS 1 ESD SENSITIVITY



| 31 30 C <sub>COMP</sub> C <sub>CLIP</sub> | 29 28 27<br>TEL-B TEL-C RECT.IN           |
|---|---|
| 1 C <sub>AGC</sub>                        | BUFFER OUT 26                             |
| 2 I <sub>THRESH</sub>                     | I <sub>REL</sub> 25                       |
| 3 DELTA OUT                               | BUFFER IN 24                              |
| 4 I <sub>CLIP</sub>                       | I <sub>GAIN</sub> 23                      |
| 5 B <sub>IN</sub>                         | LPFB 22                                   |
| 6 GND                                     | I <sub>LP</sub> 21                        |
| 7 B <sub>OUT</sub>                        | I <sub>HP</sub> 20                        |
| 8 C <sub>OUT</sub>                        | <b>3P520A</b> HP 19                       |
| 9 V <sub>CC</sub>                         | HPFB 18                                   |
| 10 D <sub>IN</sub>                        | I <sub>BIAS</sub> 17                      |
| 11 D <sub>OUT</sub>                       | I <sub>REF</sub> 16                       |
| PGND 13 V <sub>REG</sub>                  | A <sub>OUT</sub> 15<br>A <sub>IN</sub> 14 |

## **ELECTRICAL CHARACTERISTICS**

All parameters are measured at  $T_{\Delta} = 25^{\circ}C$ 

All gains are calculated from equation G=20 LOG ( $\Delta OUT/\Delta IN$ ) where  $\Delta OUT$  and  $\Delta IN$  are appropriate voltage or current increases.

All resistances are calculated according to equation R =  $(V_p - V_Q) / I_{COND}$  where  $V_p$  is voltage on the pad loaded with  $I_{COND}$  current.  $V_Q$  - quiescent (unbias) voltage measured on the pad, (nothing connected to the pin).

 $V_{P}$  is the actual voltage measured on the pad at given condition (where P is pad number).

 $\dot{\rm r}$  rall graphs I\_{\rm REF} is measured with 0.5V biased voltage on pin 16.

#### **GENERAL**

| PARAMETER         | SYMBOL           | CONDITIONS        | MIN | TYP | MAX | UNITS |
|-------------------|------------------|-------------------|-----|-----|-----|-------|
| Amplifier Current | I <sub>AMP</sub> | All PCS set to 15 | -   | 600 | -   | μΑ    |
| Minimum Voltage   | V <sub>CC</sub>  |                   | 1.1 | -   | -   | ٧     |

### **REGULATOR TESTS**

| Regulator Voltage (Pad 13)     | V <sub>REG</sub> |             | - | 0.98 | - | V  |
|--------------------------------|------------------|-------------|---|------|---|----|
| Short Circuit Current (Pad 13) | I <sub>SC</sub>  | S1 — closed | - | 2.0  | - | mA |

## **CURRENT REFERENCE**

| Current Reference (Pad 16) | I <sub>R</sub> |  | - | 2.5 | - | μА |
|----------------------------|----------------|--|---|-----|---|----|
|----------------------------|----------------|--|---|-----|---|----|

## PREAMPLIFIER

| Quiescent Voltage on Pad 14  | $V_{Q14}$           |  | 600  | -   | - | mV |
|------------------------------|---------------------|--|------|-----|---|----|
| Quiescent Voltage on Pad 15  | $V_{Q15}$           |  | 600  | -   | - | mV |
| Input Resistance (Pad 14)    | R <sub>IN 14</sub>  | $I_{14} = 0.3 \mu A (S2 closed)(Note 1)$   | -    | 100 | - | kΩ |
| Output Swing High (Pad 15)   | $V_{OH}$            | V <sub>14</sub> = 0.8V (S3 closed)(Note 1)   | 200  | -   | - | mV |
| Output Swing Low (Pad 15)    | V <sub>OL</sub>     | V <sub>1</sub> = 0.4V (S3 closed)  | -200 | -   | - | mV |
| Max Source Current (Pad 15)  | I <sub>SOURCE</sub> | V <sub>14</sub> = 0.8V (S3, S4 closed)<br>V <sub>15</sub> = V <sub>Q15</sub> + 100mV | 30   | -   | - | μА |
| Max Sinking Current (Pad 15) | I <sub>SINK</sub>   | V <sub>14</sub> = 0.4V (S3,S4 closed)<br>V <sub>15</sub> = V <sub>Q15</sub> -100mV   | 30   | -   | - | μА |
| Preamp Voltage Gain          | GAIN                | V <sub>14</sub> =V <sub>Q14</sub> ±10mV (S3 closed)                                  | -    | 14  | - | dB |

**NOTE:** 1.  $V_{OL} = V_{OH} = V_{P15} - V_{Q15}$ 

All switches remain OPEN unless otherwise stated in CONDITIONS column.

510 - 78 - 06 2




Fig. 1 Preamplifier and Regulator Test Circuit

# HIGH PASS FILTER

| PARAMETER                      | SYMBOL              | CONDITIONS                                       | MIN | TYP | MAX | UNITS |
|--------------------------------|---------------------|--|-----|-----|-----|-------|
| Quiescent Voltage on Pad 18    | $V_{Q18}$           |  | -   | 650 | -   | mV    |
| Quiescent Voltage on Pad 19    | $V_{Q19}$           |  | -   | 650 | -   | mV    |
| Quiescent Voltage on Pad 20    | $V_{Q20}$           |  | -   | 550 | -   | mV    |
| Maximum DC Current from Pad 19 | $I_{HP\ MAX}$       | $I_{HP} = 0\mu A$ ( S3 closed)                   | -   | 2   | -   | μΑ    |
| Minimum DC Current from Pad 19 | $I_{\text{HP MIN}}$ | $I_{HP}$ =1.875 x $I_{R}$ (S3 closed)            | -   | 200 | -   | nA    |
| Buffer Gain                    | GAIN                | $V_{19} = V_{Q19} \pm 100 \text{mV}$ (S2 closed) | -   | 0   | -   | dB    |
| Input Resistance Pad 20        | R <sub>IN20</sub>   | $I_{HP} = I_{R}$                                 | -   | 13  | -   | kΩ    |

All switches remain OPEN unless otherwise stated in CONDITIONS column.




Fig. 2 High Pass Filter DC Test Circuit

# **LOW PASS FILTER**

| PARAMETER                       | SYMBOL              | CONDITIONS   | MIN | TYP  | MAX | UNITS |
|---------------------------------|---------------------|--|-----|------|-----|-------|
| Quiescent Voltage on Pad 21     | V <sub>Q21</sub>    |  | -   | 550  | -   | mV    |
| Quiescent Voltage on Pad 22     | V <sub>Q22</sub>    |  | -   | 650  | -   | mV    |
| Quiescent Voltage on Pad 24     | V <sub>Q24</sub>    |  | ı   | 650  | -   | mV    |
| Quiescent Voltage on Pad 26     | V <sub>Q26</sub>    |  | -   | 650  | -   | mV    |
| Maximum DC Current from Pad 22  | I <sub>LP MAX</sub> | I <sub>LP</sub> = 0μA (S1 closed)                                    | -   | 2.0  | -   | μА    |
| Minimum DC Current from Pad 22  | I <sub>LP MIN</sub> | $I_{LP} = 1.875 \times I_{R} \text{ (S1 closed)}$                    | -   | 0.7  | -   | μА    |
| Output Swing High (Pad 26)      | V <sub>OH</sub>     | $V_{24} = V_{Q24} + 100 \text{mV (S2 closed)(Note 1)}$               | -   | 100  | -   | mV    |
| Output Swing Low (Pad 26)       | V <sub>OL</sub>     | $V_{24} = V_{Q24} - 100 \text{mV (S2 closed )(Note 1)}$              | -   | -100 | -   | mV    |
| Max Sinking Current from Pad 26 | I <sub>SINK</sub>   | $V_{24} = 0.4V;  V_{26} = V_{Q26} - 100mV$ (S2, S3 closed)           | 30  | -    | -   | μА    |
| Max Sourcing Current to Pad 26  | I <sub>SOURCE</sub> | $V_{24} = 0.8V;  V_{26} = V_{Q26} \pm 100 \text{mV}$ (S2, S3 closed) | -30 | -    | -   | μА    |
| Buffer Gain                     | GAIN                | V <sub>26</sub> = V <sub>Q26</sub> ±100mV                            | -   | 0    | -   | dB    |
| Input Resistance (Pad 21)       | R <sub>IN21</sub>   | $I_{LP} = I_{R}$   | -   | 13   | -   | kΩ    |

**NOTE: 1.** V<sub>OH</sub> = V<sub>OL</sub> = V<sub>P26</sub> - V<sub>Q26</sub>

All switches remain OPEN unless otherwise stated in CONDITIONS column.




Fig. 3 Low Pass Filter DC Test Circuit

510 - 78 - 06 4




Fig. 4 AC Test Circuit for High & Low Pass Filters




Fig. 5 High Pass Filter Corner Frequency vs  $I_{HP}$  Current (Note 1) (Fig.4 Test Circuit)




Fig. 6 Low Pass Filter Corner Frequency vs  $I_{LP}$  Current (Note 1) (Fig.4 Test Circuit)

NOTES: 1. Corner frequency calculated in reference to signal at 3 kHz

## AGC CONTROL STAGE

| PARAMETER  | SYMBOL                | CONDITIONS  | MIN | TYP | MAX | UNITS |
|--|-----------------------|---|-----|-----|-----|-------|
| Quiescent Voltage on Pad 2                       | V <sub>Q2</sub>       | $I_{THRESH} = I_{R}$  | -   | 400 | -   | mV    |
| Quiescent Voltage on Pad 3                       | V <sub>Q3</sub>       | $I_{GAIN} = I_{R} \times 1.875$   | -   | 700 | -   | mV    |
| Quiescent Voltage on Pad 23                      | V <sub>Q23</sub>      |   | -   | 500 | -   | mV    |
| Quiescent Voltage on Pad 25                      | V <sub>Q25</sub>      |   | -   | 500 | -   | mV    |
| Quiescent Voltage on Pad 27                      | V <sub>Q27</sub>      |   | -   | 600 | -   | mV    |
| Release Current Max (Pad 1)                      | I <sub>REL MAX</sub>  | I <sub>REL</sub> = 0 (S1 closed)  | -   | 300 | -   | nA    |
| Release Current Min (Pad 1)                      | I <sub>REL MIN</sub>  | $I_{REL} = 1.875 \times I_{R} (S1 closed)$  | -   | 30  | -   | nA    |
| Input Resistance (Pad 25)                        | R <sub>IN25</sub>     | $I_{REL} = I_{R}$   | -   | 17  | -   | kΩ    |
| Input Resistance (Pad 27)                        | R <sub>IN27</sub>     | $I_{27} = \pm I_{R}$  | -   | 4   | -   | kΩ    |
| Max Transconductance (Pad 26 to V <sub>O</sub> ) | G <sub>MAX</sub>      | $\begin{split} &I_{\text{GAIN}} \!=\! I_{\text{R}} \!\times 2 \times 1.875 \text{ V}_{\text{P26}} \!=\! 30 \text{ mVpp} \\ &I_{\text{THRESH}} =\! 1.875 \times I_{\text{R}} \text{ (Note 1)} \end{split}$ | -   | 160 | -   | μΑ/V  |
| Gain Range (Pad 26 to V <sub>O</sub> )           | GAIN <sub>RANGE</sub> | $I_{\text{THRESH}}$ =1.875 x $I_{\text{R}}$ (Note 2)<br>$V_{26}$ = 25 mVpp  | -   | 33  | -   | dB    |
| Output Limiting Level (Pad 3)                    | OUT <sub>LIM</sub>    | $I_{\text{THRESH}} = I_{\text{R}}, I_{\text{GAIN}} = 2 \times 1.875 \times I_{\text{R}}$ $V_{26} = 100 \text{ mVpp (Note 3)}$   | -   | 0.7 | -   | μARMS |
| Limiting Level Range                             | LIM <sub>RANGE</sub>  | $I_{GAIN} = I_R \times 2 \times 1.875 \text{ (Note 4)}$<br>$V_{26} = 100 \text{ mVpp}$  | -   | 13  | -   | dB    |
| AGC Compression Ratio                            | CMP <sub>RAT</sub>    | $I_{\text{THRESH}} = I_{\text{R}}$<br>$I_{\text{GAIN}} = 2 \times 1.875 \times I_{\text{R}} \text{ (Note 5)}$   | -   | 5   | -   |       |

Unless otherwise stated in CONDITIONS column all switches remain OPEN, all current sources are 0µA

# NOTES:

**1.** 
$$G_{MAX} = V_{O} / (V_{26} \times 1M)$$

4. LIM
$$_{
m RANGE}$$
 =20 LOG (V $_{
m o}$  [I $_{
m THRESH}$ =1.875  $imes$  I $_{
m R}$ ]/V $_{
m o}$  [I $_{
m THRESH}$  =0] )

**2.** GAIN<sub>RANGE</sub> = 20 LOG ( 
$$V_o[I_{GAIN} = 2 \times 1.875 \times I_R] / V_o[I_{GAIN} = 0])$$

3. 
$$OUT_{LIM} = V_O / 1M$$




Fig. 7 AGC Control Stage Test Circuit




Fig. 8 Release Time vs  $\rm I_{REL}$  (Fig.7 Test Circuit)




Fig. 10 Threshold Level vs  $I_{\text{THRESH}}$  (Fig.7 Test Circuit)




Fig. 12 Receiver Bias Voltage vs  $\rm I_{BIAS}$  (Fig. 14 Test Circuit)




Fig. 9 AGC Gain vs  $I_{\text{GAIN}}$  (Fig.7 Test Circuit)




Fig. 11 Output Swing vs  $\rm I_{CLIP}$  (Fig.13 Test Circuit) (note 1)

# **CLIPPER STAGE**

| PARAMETER                   | SYMBOL             | CONDITIONS   | MIN | TYP | MAX | UNITS |
|-----------------------------|--------------------|--|-----|-----|-----|-------|
| Quiescent Voltage on Pad 5  | V <sub>Q5</sub>    | (S1 closed)  | -   | 550 | -   | mV    |
| Input Bias Current (Pad 5)  | I <sub>BIAS</sub>  | $R_{F1}=1M$ $R_{F2}=0\Omega$ (Note 1)  | -   | 0   | -   | nA    |
| Quiescent Voltage on Pad 4  | V <sub>Q4</sub>    |  | -   | 500 | -   | mV    |
| Quiescent Voltage on Pad 8  | V <sub>Q8</sub>    |  | -   | 1.2 | -   | V     |
| Output Swing High 1 (Pad 8) | V <sub>OH1</sub>   | $I_{IN} = +1\mu A$<br>$I_{CLIP} = 0\mu A$ (Note 2)                           | 5   | -   | -   | mV    |
| Output Swing Low 1 (Pad 8)  | V <sub>OL 1</sub>  | $I_{IN} = -1\mu A$ $I_{CLIP} = 0\mu A$ (Note 2)                              | -5  | -   | -   | mV    |
| Output Clip Symmetry 1      | V <sub>SYM 1</sub> | (Note 3)   | -   | 1   | -   |       |
| Output Swing High 2 (Pad 8) | V <sub>OH 2</sub>  | $I_{IN} = 5\mu A$<br>$I_{CLIP} = 1.875 \times I_{R}$ (Note 2)                | -   | 50  | -   | mV    |
| Output Swing Low 2 (Pad 8)  | V <sub>OL 2</sub>  | $I_{IN} = -5\mu A$<br>$I_{CLIP} = 1.875 \times I_{R}$ (Note 2)               | -   | -50 | -   | mV    |
| Output Clip Symmetry 2      | V <sub>SYM 2</sub> | (Note 3)   | -   | 1   | -   |       |
| Output Resistance (Pad 8)   | R <sub>OUT 8</sub> | $I_{P8} = 10\mu A \text{ (S2 closed)}$                                       | -   | 40  | -   | kΩ    |
| Clipper Voltage Gain        | GAIN               | $V_{IN} = 50 \text{mVpp (S3-b)}$<br>$I_{CLIP} = 1.875 \times I_{R}$ (Note 4) | -   | 12  | -   | dB    |

NOTES: 1. 
$$I_{BIAS} = (V_7 \mid_{R_F = 1M\Omega} - V_7 \mid_{R_F = 0\Omega}) / 1M\Omega$$

**3.** 
$$V_{SYM} = (2V_{OH} / (V_{OH} - V_{OL}))$$

**2.** 
$$V_{OL} = V_{OH} = V_{Q8} - V_{8}$$

**4.** GAIN = 20 log 
$$(V_8 / V_7)$$




Fig. 13 Clipper Test Circuit

510 - 78 - 06

# **OUTPUT STAGE**

| PARAMETER                    | SYMBOL               | CONDITIONS                                       | MIN | TYP | MAX | UNITS |
|------------------------------|----------------------|--|-----|-----|-----|-------|
| Quiescent Voltage on Pad 17  | V <sub>17</sub>      |  | -   | 1.2 | -   | V     |
| Min Receiver Bias Voltage    | V <sub>REC MIN</sub> | $I_{BIAS} = 0\mu A \text{ (Note 1)}$             | -   | 100 | -   | mV    |
| Max Receiver Bias Voltage    | V <sub>REC MAX</sub> | $I_{BIAS} = I_{R} \times 1.875 \text{ (Note 1)}$ | -   | 300 | -   | mV    |
| Input Resistance Pad 17      | R <sub>IN17</sub>    | $I_{BIAS} = I_{R}$                               | -   | 40  | -   | kΩ    |
| Internal Feedback Resistor   | R <sub>F</sub>       | $I_{10} = I_{R}$                                 | -   | 240 | -   | kΩ    |
| Max Sinking Current (Pad 11) | I <sub>SINK</sub>    | (S1 closed)                                      | -   | 10  | -   | mA    |

**NOTE:** 1.  $V_{REC} = V_{cc} - V_{11}$ 

All switches remain as shown in the Test Circuit otherwise stated in the CONDITION column.




Fig. 14 Output Stage Test Circuit

# COMMENTS:

- 1. Pin 23 and Pin 4 represent virtual ground inputs.
- 2. If the length of the wires between the current sources and the GP520A is extensive, it may be necessary to connect an RC filter close to the appropriate GP520A pin for noise immunity.

  e.g.

All resistors in ohms, all capacitors in farads, unless otherwise stated.




Fig. 15 Typical Application Circuit




Fig. 16 Typical Telecoil Application Circuit

# DOCUMENT IDENTIFICATION: DATA SHEET

The product is in production. Gennum reserves the right to make changes at any time to improve reliability, function or design, in order to provide the best product possible.

#### **REVISION NOTES:**

Updated to Data sheet

Gennum Corporation assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.

© Copyright September 1989 Gennum Corporation. All rights reserved.

Printed in Canada.