

---

# HM62W1664H Series

65536-word × 16-bit High Speed CMOS Static RAM

# HITACHI

---

## Description

The HM62W1664H is an asynchronous 3.3 V operation high speed static RAM organized as 64-kword × 16-bit. It realizes high speed access time (30/35/45 ns) with employing 0.8 μm CMOS process and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. The HM62W1664H is packaged in 400-mil 44-pin SOJ for high density surface mounting.

## Features


- Single 3.3 V supply: 3.3 V ± 0.3 V
- Access time 30/35/45 ns (max)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly CMOS compatible
  - All inputs and outputs
- 400-mil 44-pin SOJ
- Center V<sub>CC</sub> and V<sub>SS</sub> type pinout

## Ordering Information

Type No.	Access Time	Package
HM62W1664HJP-30	30 ns	400-mil 44-pin plastic SOJ (CP-44D)
HM62W1664HJP-35	35 ns	
HM62W1664HJP-45	45 ns	
HM62W1664HLJP-30	30 ns	
HM62W1664HLJP-35	35 ns	
HM62W1664HLJP-45	45 ns	

---

Pin Arrangement




## Pin Description

<b>Pin Name</b>	<b>Function</b>
A0 – A15	Address
I/O1 – I/O8	Input/output (lower byte)
I/O9 – I/O16	Input/output (upper byte)
$\overline{\text{CS}}$	Chip select
$\overline{\text{LB}}$	Lower byte select
$\overline{\text{UB}}$	Upper byte select
$\overline{\text{WE}}$	Write enable
$\overline{\text{OE}}$	Output enable
V <sub>cc</sub>	Power supply
V <sub>ss</sub>	Ground
NC	No connection

# HM62W1664H Series

## Block Diagram



## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to +4.6	V
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 <sup>1)</sup> to $V_{CC} + 0.5$	V
Power dissipation	$P_T$	1.0	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C
Storage temperature under bias	$T_{bias}$	-10 to +85	°C

Note: 1. -2.5 V for pulse width (under shoot)  $\leq 10$  ns

**Function Table**

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	$V_{CC}$ Current	I/O(Lower Byte)	I/O(Upper Byte)	Ref. Cycle
H	X	X	X	X	$I_{SB}, I_{SB1}$	High-Z	High-Z	—
L	H	H	X	X	$I_{CC}$	High-Z	High-Z	—
L	L	H	L	L	$I_{CC}$	Output	Output	Read cycle
L	L	H	L	H	$I_{CC}$	Output	High-Z	Read cycle
L	L	H	H	L	$I_{CC}$	High-Z	Output	Read cycle
L	L	H	H	H	$I_{CC}$	High-Z	High-Z	—
L	X	L	L	L	$I_{CC}$	Input	Input	Write cycle
L	X	L	L	H	$I_{CC}$	Input	High-Z	Write cycle
L	X	L	H	L	$I_{CC}$	High-Z	Input	Write cycle
L	X	L	H	H	$I_{CC}$	High-Z	High-Z	—

Note: X: H or L

**Recommended DC Operating Conditions (Ta = 0 to +70°C)**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage <sup>2</sup>	$V_{CC}$	3.0	3.3	3.6	V
	$V_{SS}$	0	0	0	V
Input voltage	$V_{IH}$	2.0	—	$V_{CC} + 0.3$	V
	$V_{IL}$	-0.3 <sup>1</sup>	—	0.8	V

- Notes: 1. -2.0 V for pulse width (under shoot) ≤ 10 ns  
 2. The supply voltage with all  $V_{CC}$  pins must be on the same level.  
 The supply voltage with all  $V_{SS}$  pins must be on the same level.

# HM62W1664H Series

## DC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3.3 V ± 0.3 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Test Conditions	Note
Input leakage current	I <sub>LI</sub>	—	—	2	μA	V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Output leakage current	I <sub>LO</sub>	—	—	2	μA	V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>	
Operating power supply current	I <sub>CC</sub>	—	80	110	mA	30 ns cycle	$\overline{CS} = V_{IL}$ , I <sub>out</sub> = 0 mA Other inputs = V <sub>IH</sub> /V <sub>IL</sub>
		—	70	100	mA	35 ns cycle	
		—	60	90	mA	45 ns cycle	
Standby power supply current	I <sub>SB</sub>	—	18	35	mA	30 ns cycle	$\overline{CS} = V_{IH}$ , Other inputs = V <sub>IH</sub> /V <sub>IL</sub>
		—	15	30	mA	35 ns cycle	
		—	13	25	mA	45 ns cycle	
Standby power supply current (1)	I <sub>SB1</sub>	—	—	1	mA	V <sub>CC</sub> ≥ $\overline{CS} \geq V_{CC} - 0.2$ V, 0 V ≤ V <sub>in</sub> ≤ 0.2 V or V <sub>CC</sub> ≥ V <sub>in</sub> ≥ V <sub>CC</sub> - 0.2 V	
		—	—	0.15	mA		L-version
Output voltage	V <sub>OL1</sub>	—	—	0.2	V	I <sub>OL1</sub> = 0.1 mA	
	V <sub>OL2</sub>	—	—	0.4	V	I <sub>OL2</sub> = 2 mA	
	V <sub>OH1</sub>	V <sub>CC</sub> - 0.2	—	—	V	I <sub>OH1</sub> = -0.1 mA	
	V <sub>OH2</sub>	2.4	—	—	V	I <sub>OH2</sub> = -2 mA	

Note: 1. Typical values are at V<sub>CC</sub> = 3.3 V, Ta = +25°C and specified loading.

## Capacitance (Ta = 25°C, f = 1.0 MHz)<sup>\*1</sup>


Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance	C <sub>in</sub>	—	—	6	pF	V <sub>in</sub> = 0 V
Input/output capacitance	C <sub>I/O</sub>	—	—	8	pF	V <sub>I/O</sub> = 0 V

Note: 1. This parameter is sampled and not 100% tested.

**AC Characteristics** ( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ , unless otherwise noted.)


**Test Conditions**

- Input pulse levels: 2.4 V / 0.4 V
- Input rise and fall time: 3 ns
- Input and output timing reference levels: 1.4 V
- Output load: See figures



Output load (A)

Note: 1. Including scope and jig



Output load (B)

(for  $t_{CLZ}$ ,  $t_{OLZ}$ ,  $t_{LBLZ}$ ,  $t_{UBLZ}$ ,  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{LBHZ}$ ,  $t_{UBHZ}$ ,  $t_{WHZ}$ , and  $t_{OW}$ )

**Read Cycle**


**HM62W1664H**

Parameter	Symbol	-30		-35		-45		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read cycle time	$t_{RC}$	30	—	35	—	45	—	ns	
Address access time	$t_{AA}$	—	30	—	35	—	45	ns	
Chip select access time	$t_{ACS}$	—	30	—	35	—	45	ns	
Output enable to output valid	$t_{OE}$	—	15	—	20	—	25	ns	
Byte select to output valid	$t_{LB}, t_{UB}$	—	15	—	20	—	25	ns	
Output hold from address change	$t_{OH}$	5	—	5	—	5	—	ns	
Chip select to output in low-Z	$t_{CLZ}$	5	—	5	—	5	—	ns	1
Output enable to output in low-Z	$t_{OLZ}$	1	—	1	—	1	—	ns	1
Byte select to output in low-Z	$t_{LBLZ}, t_{UBLZ}$	1	—	1	—	1	—	ns	1
Chip deselect to output in high-Z	$t_{CHZ}$	—	12	—	12	—	12	ns	1
Output disable to output in high-Z	$t_{OHZ}$	—	12	—	12	—	12	ns	1
Byte deselect to output in high-Z	$t_{LBHZ}, t_{UBHZ}$	—	12	—	12	—	12	ns	1

Note: 1. Transition is measured  $\pm 200$  mV from steady voltage with Load (B). This parameter is sampled and not 100% tested.

# HM62W1664H Series

## Read Timing Waveform ( $\overline{WE} = V_{IH}$ )



Note: 1. When  $\overline{CS}$ ,  $\overline{OE}$  and  $\overline{LB}$  are low, Dout (lower byte) is low impedance.  
 When  $\overline{CS}$ ,  $\overline{OE}$  and  $\overline{UB}$  are low, Dout (upper byte) is low impedance.




Write Cycle

Parameter	Symbol	HM62W1664H						Unit	Notes
		-30		-35		-45			
		Min	Max	Min	Max	Min	Max		
Write cycle time	$t_{WC}$	30	—	35	—	45	—	ns	
Address valid to end of write	$t_{AW}$	20	—	25	—	30	—	ns	
Chip select to end of write	$t_{CW}$	20	—	25	—	30	—	ns	
Write pulse width	$t_{WP}$	20	—	25	—	30	—	ns	
Byte select to end of write	$t_{LBW}, t_{UBW}$	20	—	25	—	30	—	ns	
Address setup time	$t_{AS}$	0	—	0	—	0	—	ns	2
Write recovery time	$t_{WR}$	0	—	0	—	0	—	ns	3
Data to write time overlap	$t_{DW}$	15	—	20	—	25	—	ns	
Data hold from write time	$t_{DH}$	0	—	0	—	0	—	ns	
Write disable to output in low-Z	$t_{OW}$	5	—	5	—	5	—	ns	4
Write enable to output in high-Z	$t_{WHZ}$	—	12	—	12	—	12	ns	4


- Notes: 1. A write occurs during the overlap of low  $\overline{CS}$ , low  $\overline{WE}$  and low  $\overline{LB}$  or low  $\overline{UB}$ .
2.  $t_{AS}$  is measured from the latest address transition to the latest of  $\overline{CS}$ ,  $\overline{WE}$ ,  $\overline{LB}$  or  $\overline{UB}$  going low.
3.  $t_{WR}$  is measured from the earliest of  $\overline{CS}$ ,  $\overline{WE}$ ,  $\overline{LB}$  or  $\overline{UB}$  going high to the first address transition.
4. Transition is measured  $\pm 200$  mV from high impedance state's voltage with Load (B). This parameter is sampled and not 100% tested.

## Write Timing Waveform (1) ( $\overline{WE}$ Controlled)



- Notes:
- $\overline{WE}$  must be high during address transition except when the device is disabled with  $\overline{CS}$ ,  $\overline{LB}$  or  $\overline{UB}$ .
  - If  $\overline{CS}$ ,  $\overline{OE}$ ,  $\overline{LB}$  and  $\overline{UB}$  are low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.


Write Timing Waveform (2) ( $\overline{CS}$  Controlled)



Note: 1. If the  $\overline{CS}$  or  $\overline{LB}$  or  $\overline{UB}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, output remains a high impedance state.

# HM62W1664H Series

## Write Timing Waveform (3) ( $\overline{LB}$ , $\overline{UB}$ Controlled)



Note: 1. If the  $\overline{CS}$  or  $\overline{LB}$  or  $\overline{UB}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, output remains a high impedance state.


**Low  $V_{CC}$  Data Retention Characteristics ( $T_a = 0$  to  $+70^\circ\text{C}$ )**

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
$V_{CC}$ for data retention	$V_{DR}$	2.0	—	—	V	$V_{CC} \geq \overline{CS} \geq V_{CC} - 0.2 \text{ V}$ , $V_{CC} \geq V_{in} \geq V_{CC} - 0.2 \text{ V}$ or $0 \text{ V} \leq V_{in} \leq 0.2 \text{ V}$
Data retention current	$I_{CCDR}$	—	2	$80^{-1}$	$\mu\text{A}$	
Chip deselect to data retention time	$t_{CDR}$	0	—	—	ns	
Operation recovery time	$t_R$	5	—	—	ms	

Note: 1.  $V_{CC} = 3.0 \text{ V}$

**Low  $V_{CC}$  Data Retention Timing Waveform**



# HM62W1664H Series

## Package Dimension

HM62W1664HBJP/HBLJP Series (CP-44D)

Unit: mm

