#### AT27C512R


#### **Features**

- Low Power CMOS Operation 100 μA max. Standby 20 mA max. Active at 5 MHz
- Fast Read Access Time 100ns
- Wilde Selection of JEDEC Standard Packages Including OTP 28-Lead 600 mil Cerdip and OTP Plastic DIP or SOIC 32-Pad LCC

32-Lead JLCC and OTP PLCC

- 5V±10% Supply
- High Reliability CMOS Technology 2000V ESD Protection 200mA Latchup Immunity
- Rapid Programming 100μs/byte (typical)
- Two-line Control
- CMOS and TTL Compatible inputs and Outputs
- Integrated Product Identification Code
- Military, Commercial and Industrial Temperature Ranges
- Fully Compatible with AT27C512

#### **Block Diagram**



#### Description


The AT27C512R chip is a low-power, high performance 524,288 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized 64K x 8. It requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 100ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.

The AT27C512R meets or exceeds all specifications for the AT27C512. Atmel's 1.2 micron scaled CMOS technology additionally provides lower active power consumption, and significantly faster programming. Power consumption is typically only 8mA in Active Mode and less than  $10\mu A$  in Standby.

#### **Pin Configurations**

Pin Name	Function
A0-A15	Addresses
O0-O7	Outputs
CE	Chip Enable
OE /Vpp	Output Enable
NC	No Connect





Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.



T-46-13-29 T-46-13-25

512K (64K x 8) UV Erasable CMOS EPROM



AMEL

T-46-13-29

T-46-13-25

#### **Description** (Continued)

The AT27C512R comes in a choice of industry standard JEDEC-approved packages including; 28-pin DIP ceramic or one time programmable (OTP) plastic, 28-pin OTP plastic small outline (SOIC), 32-pad ceramic leadless chip carrier (LCC), and 32-lead ceramic (JLCC), or OTP plastic J-leaded chip carrier (PLCC). All devices feature two line control (CE, OE) to give designers the flexibility to prevent bus contention.

With high density 64K byte storage capability, the AT27C512R allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C512R has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

#### **Erasure Characteristics**

The entire memory array of the AT27C512R is erased (all outputs read as Voh) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 µW/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

#### **Absolute Maximum Ratings\***

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Notes:

 Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is VCC+0.75V dc which may overshoot to +7.0V for pulses of less than 20ns.

#### **Operating Modes**

MODE \ PIN	CE	ŌĒ/Vpp	Ai	Vcc	Outputs
Read	VIL	VIL	Ai	Vcc	Dout
Output Disable	VIL	ViH	X <sup>(1)</sup>	Vcc	High Z
Standby	ViH	X	X	Vcc	High Z
Rapid Program <sup>(2)</sup>	VIL	Vpp	Aí	Vcc	DIN
PGM Verify	VIL	VIL	Ai	Vcc	Dout
PGM Inhibit	ViH	Vpp	Х	Vcc	High Z
Product Identification <sup>(4)</sup>	VIL	VIL	A9=VH <sup>(3)</sup> A0=VIH or VIL A1-A15=VIL	Vcc	Identification Code

- Notes: 1. X can be V<sub>IL</sub> or V<sub>IH</sub>.
  - 2. Refer to Programming characteristics.
  - 3.  $V_H = 12.0 \pm 0.5 V$ .

4. Two identifier bytes may be selected. All Ai inputs are held low  $(V_{IL})$ , except A9 which is set to  $V_H$  and A0 which is toggled low  $(V_{IL})$  to select the Manufacturer's Identification byte and high  $(V_{IH})$  to select the Device Code byte.

## ■ AT27C512R

T-46-13-29

#### D.C. and A.C. Operating Conditions for Read Operation

T-46-13-25

					/ - 4	015
				AT27C512R		
		-10	-12	-15	-20	-25
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
(Case)	Mil.		-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Sup	ply	5V ± 5%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

#### D.C. and Operating Characteristics for Read Operation

Table 40	and the second
// <u></u>	
·/I	
a à .	
900	12.0

Symbol	Parameter	Condition		Min	Max	Units
lu	Input Load Current	V <sub>IN</sub> =-0.1V to V <sub>CC</sub> +1V			10	μА
lo	Output Leakage Current	Vour=-0.1V to Vcc+0.1V			10	μА
		Isa (CMOS)	Com.		100	μА
Isa	Vcc (1) Standby Current	CE=Vcc-0.3 to Vcc+1.0V	Ind.,Mil.		200	μА
.00	Too Glands, Sanoni	ISB2 (TTL)	Com.		2	mA
		CE=2.0 to Vcc+1.0V	Ind.,Mil.		3	mA
Icc	Vcc Active Current	f=5MHz,lout=0mA,	Com.		3 20 25	mA
	VOC ACTIVO CONTONE	CE=VIL	Ind.,Mil.		25	mA
VIL	Input Low Voltage			-0.6	0.8	٧
ViH	Input High Voltage			2.0	Vcc+1	٧
VoL	Output Low Voltage	loL=2.1mA			.45	- V
		Іон=-100µА		Vcc-0.3		٧
<b>V</b> OH	Output High Voltage	I <sub>OH</sub> =-2.5mA		3.5	4	٧
		Iон=-400µA		2.4		٧

Notes: 1.  $V_{CC}$  must be applied simultaneously or before  $\overline{OE}/V_{PP}$ , and removed simultaneously or after  $\overline{OE}/V_{PP}$ .

#### A.C. Characteristics for Read Operation

								AT27	C512F	₹				
				-	10	<b>-</b>	12		15	-	20	-	25	
Symbol	Parameter	Condition		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc (4)	Address to	CE=OE/V <sub>PP</sub>	Com.		100		120		150		200		250	ns
IACC	Output Delay	=VIL	Ind., Mil.				120		150		200		250	ns
tce <sup>(3)</sup>	CE to Output Delay	ŌĒ/Vpp⇒Vil			100		120		150		200		250	ns
toe (3,4)	OE∕Vpp to Output Delay	CE≂ViL	· · ·		40		50		60		75		100	ns
tor <sup>(2,5)</sup>	OE/Vpp or CE High to Output Float	CE=V <sub>IL</sub>			30		45		50		55		60	ns
toн	Output Hold from Address, CE or OE/Vpp, whichever occurred first	CE=OE/Vpp =VIL			0		, 0		0		0		0	ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.






1000

T-46-13-29

T-46-13-25


## A.C. Waveforms for Read Operation (1)




#### Notes:

- Timing measurement references are 0.8V and 2.0V. Input AC driving levels are 0.45V and 2.4V, unless otherwise specified.
   top is specified from OE/Vpp or CE, which-
- tor is specified from OE/Vpp or CE, whichever occurs first. Output float is defined as the point when data is no longer driven.
- 3. OE/Vpp may be delayed up to tce-toe after the falling edge of CE without impact on tce.
- OE /Vpp may be delayed up to tACC-toE after the address is valid without impact on tACC.
- This parameter is only sampled and is not 100% tested.

# Input Test Waveforms and Measurement Levels



#### **Output Test Load**




#### Pin Capacitance (f=1MHz T=25°C) (1)

	Тур	Max	Units	Conditions	
CIN	4	6	pF	VIN = 0V	
Cour	8	12	pF	Vout = 0V	

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## Programming Waveforms (1)

4-32



#### Notes:

- 1. The Input Timing Reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}$
- toe and topp are characteristics of the device but must be accommodated by the programmer.

AT27C512R

T-46-13-29

■ AT27C512R T-46-13-25

## D.C. Programming Characteristics

TA=25±5°C, VCC=6.5±0.25V, OE/Vpp=13.0±0.25V

Sym-		Test	Lii	mits	
bol	Parameter	Conditions	Min	Max	Units
lu	Input Load Current	VIN=VIL,VIH		10	μА
VIL	Input Low Level	(All Inputs)	-0.6	0.8	v
ViH	Input High Level		2.0	Vcc+1	٧
Vol	Output Low Volt.	loL=2.1mA		.45	٧
Vон	Output High Volt.	Іон=-400μА	2.4		V
lcc2	Vcc Supply Curren (Program and Veri	t fy)		25	mA
IPP2	OE/Vpp Current	CE=V <sub>IL</sub>		25	mA
Vio	A9 Product Identifi- cation Voltage		11.5	12.5	٧

## A.C. Programming Characteristics

Ta=25±5°C. Vcc=6.5±0.25V. OE/Vpp=13.0±0.25V

1A=2515 C, VCC=0.5±0.25V, OE/VPP=13.0±0.25V								
Sym- bol	Parameter	Test Conditions* (see Note 1)	Llr Min	nits Max	Units			
tas	Address Setup Time	)	2		μs			
toes	OE/Vpp Setup Time		2		μs			
toeh	OE/Vpp Hold Time		2		μѕ			
tos	Data Setup Time		2		μs			
tan	Address Hold Time		0		μs			
ton	Data Hold Time		2		μS			
torp	CE High to Out- put Float Delay	(Note 2)	0	130	ns			
tvcs	Vcc Setup Time		2		μs			
tpw	CE Program Pulse Width	(Note 3)	95	105	μs			
tov	Data Valid from CE	(Note 2)		1	μs			
tvr	ÖE∕Vpp Recovery T	ime	2		μs			
tert	OE/V <sub>PP</sub> Pulse Rise Time During Progra	mming	50		ns			

#### \*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%)	20ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V to 2.0V
Output Timing Reference Level	0.8V to 2.0V

#### Notes:

- $V_{CC}$  must be applied simultaneously or before  $\overline{OE}/V_{PP}$
- and removed simultaneously or after  $\overline{OE}/Vpp$ .

  This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- Program Pulse width tolerance is 100µsec±5%.


#### Atmel's 27C512R Integrated **Product Identification Code:**

		Pins								Hex
Codes	AO	07	06	O5	04	О3	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	1	0	1	0D

#### Rapid Programming Algorithm

A 100µs  $\overline{\text{CE}}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5V and  $\overline{OE}/V_{PP}$  is raised to 13.0V. Each address is first programmed with one 100 $\mu$ s  $\overline{CE}$ pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. OE/Vpp is then lowered to VIL and Vcc to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.









T-46-13-29

T-46-13-25

## Ordering Information

tacc	lcc	(mA)			
(ns)	Active	Standby	Ordering Code	Package	Operation Range
100	20	0.1	AT27C512R-10DC AT27C512R-10JC AT27C512R-10KC AT27C512R-10LC AT27C512R-10PC AT27C512R-10RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)
120	20	0.1	AT27C512R-12DC AT27C512R-12JC AT27C512R-12KC AT27C512R-12LC AT27C512R-12PC AT27C512R-12RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)
120	25	0.2	AT27C512R-12DI AT27C512R-12JI AT27C512R-12KI AT27C512R-12LI AT27C512R-12PI AT27C512R-12RI	28DW6 32J 32KW 32LW 28P6 28R	Industrial (-40°C to 85°C)
			AT27C512R-12DM AT27C512R-12KM AT27C512R-12LM	28DW6 32KW 32LW	Military (-55°C to 125°C)
			AT27C512R-12DM/883 AT27C512R-12KM/883 AT27C512R-12LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	20	0.1	AT27C512R-15DC AT27C512R-15JC AT27C512R-15KC AT27C512R-15LC AT27C512R-15PC AT27C512R-15RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)
150	25	0.2	AT27C512R-15DI AT27C512R-15JI AT27C512R-15KI AT27C512R-15LI AT27C512R-15PI AT27C512R-15RI	28DW6 32J 32KW 32LW 28P6 28R	Industrial (-40°C to 85°C)
			AT27C512R-15DM AT27C512R-15KM AT27C512R-15LM	28DW6 32KW 32LW	Military (-55°C to 125°C)
			AT27C512R-15DM/883 AT27C512R-15KM/883 AT27C512R-15LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	20	0.1	AT27C512R-20DC AT27C512R-20JC AT27C512R-20KC AT27C512R-20LC AT27C512R-20PC AT27C512R-20RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)

AT27C512R

4-34

# AT27C512R

T-46-13-29

# **Ordering Information**

T-46-13-25

tacc	lcc (mA)				76375-20
(ns)	Active	Standby	Ordering Code	Package	Operation Range
200	25	0.2	AT27C512R-20DI AT27C512R-20JI AT27C512R-20KI AT27C512R-20LI AT27C512R-20PI AT27C512R-20RI	28DW6 32J 32KW 32LW 28P6 28R	Industrial (-40°C to 85°C)
			AT27C512R-20DM AT27C512R-20KM AT27C512R-20LM	28DW6 32KW 32LW	Military (-55°C to 125°C)
			AT27C512R-20DM/883 AT27C512R-20KM/883 AT27C512R-20LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	20	0.1	AT27C512R-25DC AT27C512R-25JC AT27C512R-25KC AT27C512R-25LC AT27C512R-25PC AT27C512R-25RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)
250	25	0.2	AT27C512R-25DI AT27C512R-25JI AT27C512R-25KI AT27C512R-25LI AT27C512R-25PI AT27C512R-25RI	28DW6 32J 32KW 32LW 28P6 28R	Industrial (-40°C to 85°C)
			AT27C512R-25DM AT27C512R-25KM AT27C512R-25LM	28DW6 32KW 32LW	Military (-55°C to 125°C)
			AT27C512R-25DM/883 AT27C512R-25KM/883 AT27C512R-25LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
120	25	0.2	5962-87648 04 XX 5962-87648 04 YX 5962-87648 04 ZX	28DW6 32LW 32KW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	25	0.2	5962-87648 01 XX 5962-87648 01 YX 5962-87648 01 ZX	28DW6 32LW 32KW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	25	0.2	5962-87648 02 XX 5962-87648 02 YX 5962-87648 02 ZX	28DW6 32LW 32KW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	25	0.2	5962-87648 03 XX 5962-87648 03 YX 5962-87648 03 ZX	28DW6 32LW 32KW	Military/883C Class B, Fully Compliant (-55°C to 125°C)





43E D 1074177 0001744 7 MAATM



T-46-13-29

# T-46-13-25

## **Ordering Information**

Package Type				
28DW6	28 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)	<del></del>		
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)			
32KW	32 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)			
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)			
28P6	28 Lead, 0.600* Wide, Plastic Dual Inline Package OTP (PDIP)			
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline OTP (SOIC)			