

VERY LOW POWER 3.3V CMOS FAST SRAM 256K (32K x 8-BIT)

PRELIMINARY INFORMATION IDT713256SL

FEATURES

- Ideal for 16/32-bit notebook/sub-notebook cache at 20, 25, and 33MHz, and for other battery-operated equipment
- · Very low standby current (maximums):
 - 3.0mA standby
 - 500uA full standby
- · Fast access times:
- 20/25/30ns
- · Battery-backup operation: 2V data retention
 - 300uA data retention current (max.)
- · Small package for space-efficient layouts:
 - 28-pin 300 mil SOJ
- Ideal configuration for large cache sizes, with minimum space and minimum power:
 - 32K x 8
- Produced with advanced high-performance CMOS technology
- Input and output are TTL-compatible
- Single 3.3V(±0.3V) power supply

DESCRIPTION

The IDT713256SL is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

The IDT713256SL has outstanding low power characteristics, as well as fast speeds.


Address access times of 20, 25, and 30ns are ideal for 16 and 32-bit notebook and laptop cache designs running at 20, 25, and 33MHz, and operating from 3.3 volts. For instance, two of these SRAMs interface directly to many 386 notebook cache controllers to form a 64kB cache. Portable communications and test equipment benefit from these fast speeds and low power too.

When the power management logic puts the IDT713256SL in standby mode, its very low power characteristics contribute to extended battery life.

When $\overline{\text{CS}}$ goes HIGH, the SRAM will automatically go to a low power standby mode and will remain in standby as long as $\overline{\text{CS}}$ remains HIGH. Furthermore, under full standby mode ($\overline{\text{CS}}$ at CMOS level, f=0), power consumption is guaranteed to always be less than 1.65mW and typically will be much smaller.

This SRAM also offers battery-backup data retention at as little as 2 volts. Under this condition, power consumption is guaranteed not to exceed 1.0mW and typically will be much smaller.

The package chosen for this device, 28-pin 300mil SOJ, helps the designer attain the stringent space goals typical of notebooks, sub-notebooks, and battery-operated portable equipment.



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1992


@1992 Integrated Device Technology, Inc.

9.1-/

DSC-1100/-

Printed from www.freetradezone.com, a service of Partminer, Inc. This Material Copyrighted By Its Respective Manufacturer

PIN CONFIGURATIONS



SOJ TOP VIEW

PIN DESCRIPTIONS

Name	Description	
A0-A14	Addresses	
1/00-1/07	Data Input/Output	
<u>cs</u>	Chip Select	
WE	Write Enable	
OE	Output Enable	
GND	Ground	
Vcc	Power	

3012 tbl 01

3012 tbl 02

TRUTH TABLE(1)

WE	CS	ΘE	I/O	Function
X	Н	Х	High-Z	Standby (ISB)
X	VHC	Х	High-Z	Standby (ISB1)
Н	L	Н	High-Z	Output Disable
Н	L	L	Dout	Read
L	L	Х	DIN	Write

NOTE:

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	0.5 to +4.6	٧
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to VCC+0.5	٧
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	ů
Рт	Power Dissipation	1.0	W
lout	DC Output Current	50	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. Vcc terminals only
- 3. Input, Output, and I/O terminals; 4.6V maximum

CAPACITANCE (TA = +25°C, f = 1.0MHz,

SOJ package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	Vin = 3dV	5	рF
Соит	Output Capacitance	Vout = 3dV	7	рF

NOTE:

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc	
Commercial	0°C to +70°C	٥٧	3.3V ± 0.3V	

3012 tbl 05

3012 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Symbol Parameter		Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.0		Vcc+0.3	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾	_	0.8	٧

NOTE:

^{1.} H = VIH, L = VIL, X = Don't Care

^{1.} This parameter is determined by device characterization, but is not production tested.

VIL (min.) = -1.0V for pulse width less than 5ns, once per cycle.

DC ELECTRICAL CHARACTERISTICS(1, 2)

 $(VCC = 3.3V \pm 0.3V, VLC = 0.2V, VHC = VCC - 0.2V)$

Symbol	Parameter	Power	713256SL20 Com'l.	713256SL25 Com'l.	713256SL30 Com'l.	Unit
lcc	Dynamic Operating Current CS ≤ ViL, Outputs Open, Vcc = Max., f = fмax ⁽²⁾	SL	95	90	85	mA
ISB	Standby Power Supply Current (TTL Level) Standby Power Supply Current (TTL Level) Standby Power Supply Current (TTL Level)	SL	3	3	3	mA
ISB1	Full Standby Power Supply Current (CMOS Level) CS ≥ VHC, Vcc = Max., f = 0	SL	0.5	0.5	0.5	mA

NOTES:

1. All values are maximum guaranteed values.

2. fMAX = 1/tRc, only address inputs cycling at fmax; f = 0 means that no inputs are cycling.

3012 tbl 07

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3012 tbl 08




Figure 1. AC Test Load




Figure 2. AC Test Load (for tcLz, toLz, tcHz, toHz, toW, twHz)

*Includes scope and jig capacitances

DC ELECTRICAL CHARACTERISTICS

 $Vcc = 3.3V \pm 0.3V$

			IDT713256SL			
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
[ILI]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_		2	μΑ
[LO]	Output Leakage Current	Vcc = Max., \overline{CS} = ViH, VouT = GND to Vcc		_	2	μА
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.	T		0.4	٧
Vон	Output High Voltage	IOH = -4mA, VCC = Min.	2.4	_	_	٧

3012 tbl 09

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

VLC = 0.2V, VHC = VCC - 0.2V

-				Typ. ⁽¹⁾ Vcc @	Max. Vcc @	
Symbol	Parameter	Test Condition	Min.	2.0v	2.0V	Unit
VDR	VCC for Data Retention	-	2.0	_	_	V
ICCDR	Data Retention Current		_	_	300	μА
todr	Chip Deselect to Data Retention Time	CS ≥ VHC	0	_		ns
tR ⁽³⁾	Operation Recovery Time		tac ⁽²⁾	_		ns

NOTES:


1. TA = +25°C.

2. tRc = Read Cycle Time.

3. This parameter is guaranteed, but is not production tested

3012 tbl 10

LOW VCC DATA RETENTION WAVEFORM



q

3012 tbl 11


AC ELECTRICAL CHARACTERISTICS (Vcc = $3.3V \pm 0.3V$, ALL TEMPERATURE RANGES)

		71325	6SL20	71325	6SL25	7132	56SL30	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read C	ycle	-						Г
trc	Read Cycle Time	20		25		30		ns
taa	Address Access Time	_	20		25		30	ns
tacs	Chip Select Access Time		20	_	25	_	30	ns
tclz	Chip Select to Output in Low-Z ⁽¹⁾	5	_	5	-	5	_	ns
toe	Output Enable to Output Valid		8		10	_	13	ns
tolz	Output Enable to Output in Low-Z ⁽¹⁾	3		3	_	3		ns
tcHZ	Chip Select to Output in High-Z ⁽¹⁾	0	10	0	11	0	13	ns
tonz	Output Disable to Output in High-Z ⁽¹⁾	2	8	2	10	2	13	ns
tон	Output Hold from Address Change	5		5	_	5		ns
Write C	ycle							
two	Write Cycle Time	20	_	25	_	30	_	ns
tcw	Chip Select to End-of-Write	15		20	_	25	_	ns
taw	Address Valid to End-of-Write	15	_	20	_	25	_	ns
tas	Address Set-up Time	0		0	_	0	_	ns
twp	Write Pulse Width	15		15	_	25		ns
twn	Write Recovery Time	0	_	0		0	_	ns
twnz	Write Enable to Output in High-Z ⁽¹⁾	1	10	1	11	1	13	ns
tow	Data to Write Time Overlap	8		10		13	_	ns
tDH1	Data Hold from Write Time (WE)	0	_	0		0	_	ns
tDH2	Data Hold from Write Time (CS)	0		0	_	0	_	ns
tow	Output Active from End-of-Write ⁽¹⁾	5		5	_	5		ns


NOTE:

1. This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested.


TIMING WAVEFORM OF READ CYCLE NO. 1(1)



TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)




NOTES:

- 1. WE is HIGH for read cycle.
- 2. Device is continuously selected, $\overline{CS} = VIL$.
- 3. Address valid prior to or coincident with CS transition low.
- 4. $\overline{OE} = Vil.$
- 5. Transition is measured ±200mV from steady state.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING)(1, 2, 3, 5, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a LOW WE.
- 3. twn is measured from the earlier of CS or WE going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- Transition is measured ±200mV from steady state.
- 7. If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the spectified twp.

ORDERING INFORMATION

