TOSHIBA TD6338P

TOSHIBA BIPOLAR DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TD6338P


BI-CMOS 10 BIT SERIAL-INPUT/PARALLEL OUTPUT DRIVER

The TD6338P is an IC built using a Bi-CMOS process characterized by high output withstand voltage. It contains a serial-input, 10-stage parallel-output shift register and latches as well as a bipolar 10-stage parallel output driver.

It also has a serial output which facilitates output expansion.


FEATURES

- Serial input and 10-stage parallel/serial output
- Serial output allows cascade expansion.
- DISABLE input for output control
- High output withstand voltage : ≧ 60V
- Wide operating temperature range : Ta = -40 to $85^{\circ}C$




Weight: 1.4g (Typ.)

PIN LAYOUT



BLOCK DIAGRAM AND PIN LAYOUT





- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
 The products described in this document are subject to foreign exchange and foreign trade control laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
 The information contained herein is subject to change without notice.


PIN DESCRIPTION

PIN No.	SYMBOL	DESCRIPTION		
12 to 8 3 to 1 18 to 17	Q ₁ ~Q ₁₀	Parallel output pins which supply shift register output when the strobe input (STR) is high and the output disable input (OD) is low.		
4	CLK	Clock input pin for shift register. The shift register becomes active on the leading edge of the clock.		
5	Vss	Grounded.		
6	V_{DD}	Power supply pin		
7	STR	When this signal is low, data is held; when it is high, data is rewritten.		
13	OD Output disable input pin. When this signal is low, data is output; when high, all outputs are set low.			
14	DI	Serial data input pin		
15	V _{DISP}	Power supply pin for parallel output		

I/O CIRCUIT DIAGRAM







OUTLINE OF FUNCTIONS

The circuit consists of a 10-stage D-type flip-flop and ten latches and buffers connected to the outputs of the flip-flop.

Suppose that data is fed to the serial data input (DI) pin and clock pulses are supplied to the clock input (CLK) pin. When the clock changes from low to high, the data enters the shift register, and the data in the shift register shifts at the same time.


Shift register data is output at the parallel output pins when the strobe input (STR) is high and the output disable input (OD) is low.

When the strobe input is set low, the contents of the latches are held regardless of the contents of the shift register.


The serial data output (SO) pin supplies a signal with the same polarity as the parallel outputs. When multiple TD6338Ps are used for output expansion, the serial data output (SO) of one TD6338P is connected to the serial data input (DI) of the next-stage TD6338P.

When the output disable input (OD) is set high, the outputs Q_1 to Q_{10} become low. At the time of power-on, set the OD input high so that the outputs Q_1 to Q_{10} will be kept low until input data is set to determine the internal logic state.

TIMING CHART



VOLTAGE WAVEFORM



MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	TEST CONDITION	RATING	UNIT	
Display Voltage	V _{DISP}	_	65	V	
Supply Voltage	V _{DD}	_	-0.3 to 15	V	
Output Voltage	\/	SO Output	-0.3 to V _{DD} + 0.3	\ \	
Output Voltage	Vout	Q ₁ to Q ₁₀ : Output off	-0.3 to V _{DISP} + 0.3	"	
Output Current	lout	Q ₁ to Q ₁₀ : Output on	- 40	mA	
Input Voltage	VIN	_	-0.3 to V _{DD} + 0.3	V	
Power Dissipation	PD	_	1.25	W	
Operating Temperature	Topr	_	-40 to 85	°C	
Storage Temperature	T _{stg}	_	- 55 to 150	°C	

RECOMMENDED CONDITIONS


CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V_{DD}	_	4	5	6	V
Output Voltage	٧o	Q ₁ to Q ₁₀ : Output off	_	_	55	٧
Output Current	I _{OUT}	Current per circuit Q ₁ to Q ₁₀ : Output on at the same time	_	15	_	mA

DC ELECTRICAL CHARACTERISTICS (Ta = -40 to 85°C, $V_{DD} = 5V$, $V_{DISP} = 55V$)

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Voltage	V _{IH}	_	_	3.4		_	V
Imput voltage	V _{IL}	_	_	_	1	1.1	'
land Comment	lіН	_	V _{IH} = 3.4V	_		20	
Input Current	IIL	_	V _{IL} = 1.1V	_	_	5	μ A
Output Voltage	Voн	_	$I_{OH} = 20 \mu A$, SO	4.3	_	_	v
Output Voltage	VOL	_	$I_{OL} = 20 \mu A$, SO	_	_	0.7	'
Output Current	IOH	_	V _{OH} = 4.5V, SO	- 100	_	_	
Output Current	lOL	_	V _{OL} = 0.5V, SO	300	_	_	μ A
Output Valtage	Voн	_	I _{OH} = - 15mA, QN	52.5	_	_	V
Output Voltage	VOL	_	$R_{OUT} = 15k\Omega$, QN	_	_	1.5	'
Command Canadanandian	IDISP	_	All output circuits off	_		6.0	A
Current Consumption	l _{DD}	_	All output circuits off	_	_	10.0	mA


AC ELECTRICAL CHARACTERISTICS (Ta = -40 to 85° C, $V_{DD} = 4$ to 6V, $V_{DISP} = 55V$)

			ונוטי ייי טטי ייי				
CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Clock Pulse Frequency	f (CLK)	_	Input duty: 40 to 60%	_	_	800	kHz
Clock Pulse Width	^t w (CLK)	_	_	500	_	_	ns
Strobe Pulse Width	^t w (STR)	_	_	600	_	_	ns
Data Setup Time	tsu	_	_	150	_	_	ns
Data Hold Time	tH	_	_	400	_	_	ns
Clock Latch Time	^t d (CLK-STR)	_	_	1.5	_	_	μ s
Clock Pulse Rise Time	^t r (CLK)	_	_	_	_	500	ns
Clock Pulse Fall Time	tf (CLK)	_	_	_	_	500	ns
	t _{pLH}	_	From input CLK to output SO	_	_	2.0	
	t _{pHL}		$R_{L (SO)} = \infty$, $C_{L} = 15pF$	_	_	2.0	
Transfer Delay Time	t _{pLH}		From input CLK to output QN		_	3.0	μ s
	t _{pHL}		$R_{L(QN)} = 2k\Omega$, $C_{L} = 15pF$	_	_	7.0	
	t _{pLH}		From input OD to output QN	_	_	6.0	
	t _{pHL}		$R_{L(QN)} = 2k\Omega$, $C_{L} = 15pF$	_	_	2.0	



OUTLINE DRAWING DIP18-P-300-2.54D

Unit: mm



Weight: 1.4g (Typ.)