GENERAL DESCRIPTION




The ICS87951I is a low voltage, low skew 1-to-9 Differential-to-LVCMOS/LVTTL Cock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS87951I has two selectable clock inputs. The

single ended clock input accepts LVCMOS or LVTTL input levels. The CLK1, nCLK1 pair can accept most standard differential input levels. With output frequencies up to 180MHz, the ICS87951I is targeted for high performance clock applications. Along with a fully integrated PLL, the ICS87951I contains frequency configurable outputs and an external feedback input for regenerating clocks with "zero delay".

FEATURES

- Fully integrated PLL
- 9 single ended 3.3V LVCMOS/LVTTL outputs
- Selectable single ended CLK0 or differential CLK1, nCLK1 inputs
- The single ended CLK0 input can accept the following input levels: LVCMOS or LVTTL input levels
- CLK1, nCLK1 supports the following input types: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- Output frequency range: 25MHz to 180MHz
- VCO range: 200MHz to 480MHz
- External feedback for "zero delay" clock regeneration
- Cycle-to-cycle jitter: ±100ps (typical)
- Output skew: 375ps (maximum)
- PLL reference zero delay: 350ps window (maximum)
- · 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Pin compatible with the MPC951

PIN ASSIGNMENT




7mm x 7mm x 1.4mm package body

Y package Top View



BLOCK DIAGRAM



Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	уре	Description
1	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
2	EXT_FB	Input	Pullup	Feedback input to phase detector for regenerating clocks with "zero delay". LVCMOS / LVTTL interface levels.
3	DIV_SELA	Input	Pulldown	Selects divide value for Bank A output as described in Table 3D. LVCMOS / LVTTL interface levels.
4	DIV_SELB	Input	Pulldown	Selects divide value for Bank B output as described in Table 3D. LVCMOS / LVTTL interface levels.
5	DIV_SELC	Input	Pulldown	Selects divide value for Bank C outputs as described in Table 3D. LVCMOS / LVTTL interface levels.
6	DIV_SELD	Input	Pulldown	Selects divide value for Bank D outputs as described in Table 3D. LVCMOS / LVTTL interface levels.
7, 13, 17, 21, 25, 29	GND	Power		Power supply ground.
8	CLK1	Input	Pullup	Non-inverting differential clock input.
9	nCLK1	Input	Pulldown	Inverting differential clock input.
10	MR/nOE	Input	Pulldown	Active HIGH Master Reset. Active LOW output enable. When logic HIGH, the internal dividers are reset and the outputs are tri-stated (HiZ). When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels.
11, 15, 19, 23, 27	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
12, 14, 16, 18, 20	QD4, QD3, QD2, QD1, QD0	Output		Bank D clock outputs. 7Ω typical output impedance. LVCMOS / LVTTL interface levels.
22, 24	QC1, QC0	Output		Bank C clock outputs. 7Ω typical output impedance. LVCMOS / LVTTL interface levels.
26	QB	Output		Bank B clock output. 7Ω typical output impedance. LVCMOS / LVTTL interface levels.
28	QA	Output		Bank A clock output. 7Ω typical output impedance. LVCMOS / LVTTL interface levels.
30	CLK0	Input	Pulldown	LVCMOS / LVTTL phase detector reference clock input.
31	PLL_SEL	Input	Pulldown	Selects between the PLL and the reference clock as the input to the dividers. When HIGH, selects PLL. When LOW, selects the reference clock. LVCMOS / LVTTL interface levels.
32	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK0. When LOW, selects CLK1, nCLK1. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
C _{PD}	Power Dissipation Capacitance (per output)	V_{DDA} , $V_{DDO} = 3.47V$		25		pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ
R _{out}	Output Impedance		5	7	12	Ω

Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY BUFFER

TABLE 3A. OUTPUT CONTROL PIN FUNCTION TABLE

Inputs	Outputs						
MR/nOE	QA	QB	QC0, QC1	QD0:QD4			
1	HiZ	HiZ	HiZ	HiZ			
0	Enabled	Enabled	Enabled	Enabled			

TABLE 3B. OPERATING MODE FUNCTION TABLE

Inputs	Operating Mede		
PLL_SEL	Operating Mode		
0	Bypass		
1	PLL		

TABLE 3C. PLL INPUT FUNCTION TABLE

Inputs					
CLK_SEL PLL Input					
0	CLK1, nCLK1				
1	CLK0				

TABLE 3D. PROGRAMMABLE OUTPUT FREQUENCY FUNCTION TABLE

	Inp	uts		Outputs			
DIV_SELA	DIV_SELB	DIV_SELC	DIV_SELD	QA	QB	QCx	QDx
0	0	0	0	VCO/2	VCO/4	VCO/4	VCO/4
0	0	0	1	VCO/2	VCO/4	VCO/4	VCO/8
0	0	1	0	VCO/2	VCO/4	VCO/8	VCO/4
0	0	1	1	VCO/2	VCO/4	VCO/8	VCO/8
0	1	0	0	VCO/2	VCO/8	VCO/4	VCO/4
0	1	0	1	VCO/2	VCO/8	VCO/4	VCO/8
0	1	1	0	VCO/2	VCO/8	VCO/8	VCO/4
0	1	1	1	VCO/2	VCO/8	VCO/8	VCO/8
1	0	0	0	VCO/4	VCO/4	VCO/4	VCO/4
1	0	0	1	VCO/4	VCO/4	VCO/4	VCO/8
1	0	1	0	VCO/4	VCO/4	VCO/8	VCO/4
1	0	1	1	VCO/4	VCO/4	VCO/8	VCO/8
1	1	0	0	VCO/4	VCO/8	VCO/4	VCO/4
1	1	0	1	VCO/4	VCO/8	VCO/4	VCO/8
1	1	1	0	VCO/4	VCO/8	VCO/8	VCO/4
1	1	1	1	VCO/4	VCO/8	VCO/8	VCO/8

Low Skew, 1-TO-9

DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_I -0.5V to V_{DDA} + 0.5 V

Outputs, $V_{\rm O}$ -0.5V to $V_{\rm DDO}$ + 0.5V

Package Thermal Impedance, θ₁₄ 42.1°C/W (0 Ifpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I _{DDO}	Power Supply Current	All V _{DD} pins			115	mA
I _{DDA}	Analog Supply Current				20	mA

Table 4B. DC Characteristics, $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		CLK0		2		V _{DD} + 0.3	V
V _{IH}	Input High Voltage	DIV_SELA:DIV_SELD, PLL_SEL, CLK_SEL, EXT_FB, MR/nOE		2		V _{DD} + 0.3	V
		CLK0		-0.3		1.3	V
V _{IL}	Input Low Voltage	DIV_SELA:DIV_SELD, PLL_SEL, CLK_SEL, EXT_FB, MR/nOE		-0.3		0.8	V
V _{PP}	Peak-to-Peak Input Voltage	CLK1, nCLK1		300		1000	mV
V _{CMR}	Common Mode Inp	ut Voltage; NOTE 1, 2		GND + 0.5		V _{DD} - 0.85	V
V _{OH}	Output High Voltage		I _{OH} = -40mA	2.4			V
V _{OL}	Output Low Voltage		$I_{OL} = 40 \text{mA}$			0.5	V
I _{IN}	Input Current					±120	μA

NOTE 1: Common mode voltage is defined as $V_{\rm IH}$.

NOTE 2: For single ended applications, the maximum input voltage for CLK1 and nCLK1 is $V_{\tiny DDA}$ + 0.3V.

Low Skew, 1-TO-9

DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY BUFFER

Table 5. PLL Input Reference Characteristics, $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{REF}	Input Reference Frequency				100	MHz

Table 6. AC Characteristics, $V_{DDA} = V_{DDO} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			QA ÷2			180	MHz
f _{MAX}	Output Frequency		QA/QB ÷4			120	MHz
			QB ÷8			60	MHz
f _{vco}	PLL VCO Lock Rang	е		200		480	MHz
	Static Phase Offset;	CLK0	fREF = 50MHz	-185	15	165	ps
t(Ø)	NOTE 1,3	CLK1, nCLK1	Feedback = VCO/8	-445	-265	-95	ps
	Output Skew; NOTE 2, 3		Same Frequencies			375	ps
<i>t</i> sk(o)			Different Frequencies QAf _{MAX} < 150MHz QAf _{MAX} > 150MHz			500 750	ps ps
tjit(cc)	Cycle-to-Cycle Jitter;	NOTE 3			±100		ps
t _{LOCK}	PLL Lock Time; NOT	E 3				10	mS
t _R	Output Rise Time		0.8 to 2V	0.1		1.0	ns
t _F	Output Fall Time		0.8 to 2V	0.1		1.0	ns
t _{PW}	Output Pulse Width			tcycle/2 - 1000		tcycle/2 + 1000	ps
t _{PZL}	Output Enable Time					6	ns
t_{PLZ}, t_{PHZ}	Output Disable Time	·				7	ns

All parameters measured at f_{MAX} unless noted otherwise.

NOTE 1: Defined as the time difference between the input reference clock and the averaged feedback input signal,


when the PLL is locked and the input reference frequency is stable.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at $\rm V_{\rm DDO}\!/2.$ NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY BUFFER

PARAMETER MEASUREMENT INFORMATION







3.3V OUTPUT LOAD AC TEST CIRCUIT




DIFFERENTIAL INPUT LEVEL



CYCLE-TO-CYCLE JITTER



OUTPUT SKEW




fjit(\emptyset) = $t(\emptyset)$ — $t(\emptyset)$ mean = Phase Jitter

 $t(\emptyset)$ mean = Static Phase Offset

(where $t(\emptyset)$ is any random sample, and $t(\emptyset)$ mean is the average of the sampled cycles measured on controlled edges)

OUTPUT RISE/FALL TIME




t_{PW} & t_{PERIOD}

PHASE JITTER AND STATIC PHASE OFFSET

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm DD}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS87951I provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DDA} , and V_{DDO} should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 2 illustrates how a 10Ω resistor along with a $10\mu\text{F}$ and a $.01\mu\text{F}$ bypass capacitor should be connected to each V_{DDA} pin.




FIGURE 2. POWER SUPPLY FILTERING

Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY BUFFER

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK1 /nCLK1 accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 4A to 4D show interface examples for the HiPerClockS CLK1/nCLK1 input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 3A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 3B. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3C. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 3D. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVDS DRIVER

ICS879511

Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY BUFFER

RELIABILITY INFORMATION

Table 7. $\theta_{JA} \text{vs. A} \text{ir Flow Table}$

$\boldsymbol{\theta}_{\text{JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS879511 is: 2674

PACKAGE OUTLINE - Y SUFFIX




TABLE 8. PACKAGE DIMENSIONS

	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS							
OVMDOL		BBA						
SYMBOL	MINIMUM	NOMINAL	MAXIMUM					
N		32						
Α			1.60					
A1	0.05		0.15					
A2	1.35	1.40	1.45					
b	0.30	0.30 0.37 0.45						
С	0.09		0.20					
D		9.00 BASIC						
D1		7.00 BASIC						
D2		5.60 Ref.						
E		9.00 BASIC						
E1		7.00 BASIC						
E2		5.60 Ref.						
е		0.80 BASIC						
L	0.45	0.60	0.75					
θ	0°		7°					
ccc			0.10					

Reference Document: JEDEC Publication 95, MS-026



Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY BUFFER

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS87951AYI	ICS87951AYI	32 Lead LQFP	250 per tray	-40°C to 85°C
ICS87951AYIT	ICS87951AYI	32 Lead LQFP on Tape and Reel	1000	-40°C to85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



Low Skew, 1-to-9 DIFFERENTIAL-TO-LVCMOS/LVTTL ZERO DELAY BUFFER

REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change		
	T1	3	Pin Description Table - revised MR/nOE description.		
	T2	3	Pin Characteristics Table - changed $C_{\rm IN}$ 4pf max. to 4pf typical. Added $R_{\rm OUT}$ row.		
В		5	DC Characteristics - changed V_{IH} CLK0 from 3.6V max to V_{DD} + 0.3V and added V_{IL} CLK0 row.	7/10/03	
		8	Updated Single Ended Signal Driving Differential Input diagram.		
		9	Added CLK/nCLK Input Interface section.		