# SIEMENS

# SDA 3202 1.3 GHz PLL with I<sup>2</sup>C Bus


- Low Current Consumption
- Message Transmission Via I<sup>2</sup>C Bus
- 4 Software-Controlled Outputs

- Cost-Effective and Space-Saving Design
- Prescaler Output Frequency is Free from Interference Radiation

Pin Configuration	Pin Definitions				
	Pin	Symbol	Function		
Top View	1	PD	Input for Active Filter/Output for Charge Pump		
	2	Q1	Crystal		
'9 E'8	3	Q2	Crystal		
29 217	4	SDA	Data I/O for I2C Bus		
3 1 16	5	SCL	Clock Input for I2C Bus		
40 15	6	P7 ·	Port Output (Open Collector)		
5 🗖 🗀 14	" · · · · 7	P6	Port Output (Open Collector)		
6 <b>二 1</b> 3	8	P5	Port Output (Open Collector)		
7 <b>d b</b> 12	9	P4	Port Output (Open Collector)		
8d b11	10	P3	Port Output (Current Sink)		
9 10	11	P2	Port Output (Current Sink)		
	: 12	P1	Port Output (Current Sink)		
0100-12	13	P0	Port Output (Current Sink)		
	14	V <sub>S</sub>	Supply Voltage		
	. 15	UHF/VHF	Signal Input		
	16	REF	Amplifier-Reference Input		
	17	GND	Ground		
	18	V <sub>D</sub>	Output of Active Filter		

Combined with a VCO (tuner), the SDA 3203 comprises a digital programmable phase-locked loop for television devices designed to use the PLL frequency synthesis tuning principle.

The PLL provides a cyrstal-stable frequency for tuner oscillators between 16 . . . 1300 MHz in the 62.5 KHz raster. By including an external prescaler 1/2, the component can also be used for synthesizing applications of up to 2.4 GHz (e.g. satellite receivers). As a result, the resolution is doubled to 125 KHz. The tuning process is controlled via an I<sup>2</sup>C bus by the microprocessor.



#### **Circuit Description**

Tuning Section (refer to block diagram)

UHF/VHF The tuner signal is capacitively coupled at the UHF/VHF input and subsequently amplified.

REF The reference input REF should be disabled by a capacitor of low series inductance. The amplified signal passes through an asynchronous divider with a fixed ratio of P = 8 and an adjustable divider N = 256...32767. Subsequent to this process, the signal is compared in a digital frequency phase detector with a reference frequency f<sub>REF</sub> = 7.8125 kHz.

Q1, Q2 This frequency has been derived from a 4 MHz crystal oscillator (pin Q1, Q2) by dividing its output signal by Q = 512.

The phase detector includes two outputs UP and DOWN which control the two current sources I+ and I- of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the current source I+ will pulsate for the duration of the phase difference. However, during the reversed sequence of the negative edges, the current source I- will begin to pulsate.

PD, V<sub>D</sub> If both signals are in phase, the charge pump output PD changes into the high impedance state (PLL in lock). An active low pass filter (internal amplfier, external output transistor at V<sub>D</sub>, and RC combination) integrates the current pulses as the tuning voltage for the VCO.

With the control bit 5 I the pump current can be switched between two values per software. Through this switch-over, the control characteristics of the PLL during lock-in can be changed, i.e. varying tuner characteristics in the various TV bands can be adjusted.

P0...P3 The software-controllable outputs P0, P1, P2 and P3 can drive external PNP transistors (internal current limit) which operate as band selection switch. P4...P7 The open collector outputs P4, P5, P6, P7 can be used for a variety of different applications.

#### I<sup>2</sup>C Bus Interface

SCL, SDA An asynchronous bidirectional data bus is used for data transfer between the processor and the PLL. As a rule, the clock pulse is supplied by the processor (input SCL), while pin SDA operates as input or output depending on the direction of data flow (open collector, external pull-up resistor).

The data from the processor pass through an I2C bus control. Depending on their function, the data are subsequently filed in registers (latch 0-3). If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH). Each tele- begins with the start conditions of SDA returning into Low, while SCL remains in High. All additional information transfer takes place during SCL = Low and the data is forwarded to the control with the positive clock edge. However, if SDA returns to High, while SCL is in High, the message is ended since the PLL acknowledges a stop condition.

For the following, also refer to table "Logic allocation".

All messages are transmitted byte-bybyte, followed by a 9. clock pulse, while the control returns the SDA line to Low (acknowledge conditions). The first byte is comprised of 7 address bits. These are used by the processor to select the PLL from several peripheral components (chip-select). The 8. bit is always Low.

In the data portion of the message the 1. bit of the 1. or 3. data byte determines whether a divider ratio or a control information is to follow. In each case, the 2. byte of the same data type or a stop condition has to follow the 1. byte.

V<sub>S</sub>, GND When the supply voltage is injected, a Power on Reset circuit prevents the PLL from setting the SDA line at Low which would disable the bus.

# **Absolute Maximum Ratings\***

Supply Voltage (V <sub>S</sub> )0.3V to 6V
Output PD (V <sub>1</sub> )0.3V to V <sub>S</sub>
Crystal Q1 (V <sub>2</sub> )0.3V to V <sub>S</sub>
Crystal Q2 (V <sub>3</sub> )0.3V to V <sub>S</sub>
Bus Input/Output SDA (V <sub>4</sub> )0.3V to V <sub>S</sub>
Bus Input SCL (V <sub>5</sub> )0.3V to V <sub>S</sub>
Port Output P7 (V <sub>6</sub> )0.3V to +16V
Port Output P6 (V <sub>7</sub> )0.3V to +16V
Port Output P5 (V <sub>8</sub> ) $\dots -0.3V$ to $+16V$
Port Output P4 (V <sub>9</sub> )0.3V to +16V
Port Output P3 (V <sub>10</sub> )0.3V to +16V
Port Output P2 (V <sub>11</sub> )0.3V to +16V
Port Output P1 (V <sub>12</sub> )0.3V to +16V
Port Output P0 (V <sub>13</sub> )0.3V to +16V
Signal Input UHF/VHF (V <sub>15</sub> ) $\dots$ -0.3V to +2.5V
Reference Input REF ( $V_{16}$ ) $-0.3V$ to $+2.5V$
Output Active Filter $V_D$ ( $V_{18}$ ) $-$ 0.3V to $V_S$
Bus Output SDA (I <sub>4L</sub> ) Open Collector1 mA to +5 mA
Port Output P7 (I <sub>6L</sub> ) Open Collector1 mA to +5 mA
Port Output P6 (I <sub>7L</sub> ) Open Collector1 mA to +5 mA

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Port Output P5 (I <sub>8L</sub> ) Open Collector	1 mA to +5 mA
Port Output P4 (I <sub>9L</sub> ) Open Collector	1 mA to + 5 mA
Junction Temperature (T <sub>j</sub> )	125°C
Storage Temperature Range (T <sub>stg</sub> )	
Thermal Resistance System-Air (Rth SA)	80 K/W

# **Operating Range**

Supply Voltage (V <sub>S</sub> )	4.5V to 5.5V
Ambient Temperature (T <sub>A</sub> )	0°C to 85°C
Input Frequency (f <sub>15</sub> )	16 MHz to 1300 MHz
Crystal Frequency (f2, 3)	4 MHz
Divider Factor (N)	256 to 32767

# Characteristics $V_S = 5V$ ; $T_A = 25$ °C

Parameter	Symbol	Test		Units			
· aramotor	Cymbol	Circuit	Min Typ		Max	Villes	
Current Consumption	Is	1	35	55	75	mA	
Crystal Frequency Series Capacitance 18 pF	f <sub>2, 3</sub> *	. 1			4	MHz	
Input Sensitivity UHF/VHF			•	•		•	
f <sub>15</sub> = 80 500 MHz	a <sub>15</sub>	2	-27/10		3/315	dBm/*	
f <sub>15</sub> = 500 1000 MHz	a <sub>15</sub>	2	-24/14	-24/14		dBm/*	
f <sub>15</sub> = 1200 MHz	a <sub>15</sub>	2	-15/40		3/315	dBm/*	
Band Selection Outputs P0P	3 (current sink	s with intern	al resistance l	R; = 12 k	Ω)	•	
Leakage Current, V <sub>13H</sub> = 13.5V	I <sub>13H</sub>	3			10	μА	
Sink Current, V <sub>13H</sub> = 12V	l <sub>13L</sub>	3	0.7	1	1.5	mA	
Port Outputs P4 P7 (switch wit	th open collec	tor)					
Leakage Current, V <sub>9H</sub> = 13.5V	l <sub>9H</sub>	4			10	μА	
Residual Voltage, I <sub>9L</sub> = 1.7 mA	V <sub>9</sub> L	4			0.3	V	


<sup>\*</sup>Listed as mV<sub>rms</sub> with  $50\Omega$ 

**Characteristics**  $V_S = 5V$ ;  $T_A = 25$ °C (Continued)


Parameter	Symbol	Test	Limits			Units
rai allietei	Symbol	Circuit	Min	Тур	Max	Units
Phase Detector Output PD (\	/ <sub>S</sub> = 5V)					
Charge Pump Current 5 I = High; V <sub>1</sub> = 2V	Чн	5	±90	±220	±300	μΑ
Charge Pump Current 5 I = Low; V <sub>1</sub> = 2V	Чн	5	±22	±50	±75	μΑ
Output Voltage Locked	V <sub>IL</sub>	5	1.5		2.5	٧
Active Filter Output V <sub>D</sub> (Test	modus T0 =	1, PD = Trista	ite)			
Output Current $V_{18} = 0.8V; I_{14} = 90 \mu A$	l <sub>18</sub>	5	500			μΑ
Output Voltage, V <sub>1L</sub> = 0V	V <sub>18</sub>	5			100	mV
Bus Inputs SCL, SDA						
Input Voltage	V <sub>5H</sub> V <sub>5L</sub>	6	3		5.5 1.5	V V
input Current V <sub>5H</sub> = V <sub>S</sub> V <sub>5L</sub> = 0V	5L  5L	6 6			50 100	μA μA
Output SDA (open collector)	,	I		L		
Output Voltage V <sub>4H</sub> = 5.5V I <sub>4L</sub> = 2 mA	V <sub>4H</sub> V <sub>4L</sub>	6 6			12 0.4	V V
Edges SCL, SDA Rise Time	•-	6			15	
Fall Time	t <sub>R</sub>	6			15	μs
Shift Register Clock Pulse St	<u> </u>					μs
Frequency	15	6	0		100	KHz
H-Pulse Width	t <sub>5</sub> HIGH	6	4			μs
L-Pulse Width	t <sub>5</sub> LOW	6	4		<u>-                                    </u>	μs
Start	-5 LOW	<u> </u>	I		L	1
Set-Up Time	<sup>t</sup> SUSTA	6	4			μs
Hold Time	thDSTA	6	4			μs
Stop						<u> </u>
Set-Up Time	tsusto	6	4	<del></del>		μs
Bus Free Time	t <sub>BUF</sub>	6	4			μs
Data Transfer		***		· · · · · · · · · · · · · · · · · · ·	**************************************	
Set-Up Time	<sup>t</sup> SUDAT	6	0.3			μs
Hold Time	thDDAT .	6	0			μs


# 7

### **Measurement Circuit 1**



# **Measurement Circuit 2**







# **Measurement Circuit 3**

# **Measurement Circuit 4**


### **Measurement Circuit 5**




#### Measurement Circuit 6a



#### **Measurement Circuit 6b**





# **Computation for Loop Filter**

Loop bandwidth:  $\omega_R =$ 

Attenuation:

 $\zeta = 0.5 \times \omega_R \times R \times C_1$ P = Prescaler

N = Progr. divider

I<sub>P</sub> = Pump current K<sub>VCO</sub> = Tuner slope

 $R, C_1 = Loop filter$ 

# **Example for Channel 47**

P = 8; N = 11520;  $I_p$  = 100 μA;  $K_{VCO}$  = 18.7 MHz/V; R = 22 kΩ;  $C_1$  = 180 nF;  $\omega_R$  = 336 Hz;  $f_n$  = 54 Hz;  $\zeta$  = 0.67

Standard dimensioning:  $C_2 = C_{1/5}$ 

# **Description of Function, Application and Circuit**

#### **Logic Allocation**

	MSB						Α =	= Acknow	ledge
Address byte	1	1	0	0	0	0	1	0	Α
Prog. divider byte 1	0	n14	n13	n12	n11	n10	n9	n8	Α
Prog. divider byte 2	n7	n6	n5	n4	n3	n2	n1	n0	A
Control info byte 1	1	51	T1	ТО	1	1	1	0	Α
Control info byte 2	P7	P6	P5	P4	P3	P2	P1	P0	Α


#### Divider ratio:

#### Band selection:

#### Port outputs:

#### Switch-over of pump current:

#### Test Mode:



**Ordering Information** 

Туре	Ordering Code	Package
SDA 3202	Q67000-Y904	P-DIP 18