**TENTATIVE** 

TOSHIBA BI-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC

# TB62710P, TB62710F

# 8BIT SHIFT REGISTER, LATCHES & CONSTANT **CURRENT SOURCE DRIVERS**

The TB62710P, TB62710F is specifically designed for LED and LED DISPLAY (Cathode Common) constant current drivers.

This constant current output circuits is able to set up external resistor ( $I_{OUT} = 5 \sim 90 \text{ mA}$ ).

This IC is monolithic integrated circuit designed to be used together with Bi-CMOS process.

The devices consist of 8 bit shift register, latch, AND-GATE and Constant Current Drivers.


#### **FEATURES**

Constant Current Output

Can set up all output current with one resistor for -5 to  $-90 \, \text{mA}$ 

Constant Output Current Matching

OUTPUT-GND VOLTAGE	CURRENT MATCHING	OUTPUT CURRENT
≥ 2.0 V [V]	± 6.0%	~ - 50 mA [mA]
≧ 2.0 V [V]	± 0.0 %	-50~ -90 mA [mA]



DIP20-P-300-2.54A : 2.25 g (Typ.) SSOP24-P-300-1.00 : 0.32 g (Typ.)

- Maximum Clock Frequency : f<sub>CLK</sub> = 15 [MHz] (Cascade Connected Operate, T<sub>opr</sub> = 25°C)
- **5 V CMOS Compatible Input**
- Package: DIP20-P-300 (TB62710P) SSOP24-P-300 (TB62710F)

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


  The products described in this document are subject to the foreign exchange and foreign trade laws.

  The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


  The information contained herein is subject to change without notice. TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor

The information contained herein is subject to change without notice.


#### PIN CONNECTION (Top view)



#### **BLOCK DIAGRAM**



#### **TIMING DIAGRAM**



(Note): Latches are level sensitive, not rising edge sensitive and not synchronous CLOCK. Input of LATCH-terminal to "H" level, data passes latches, and input to "L" level, data hold latches.

Input of ENABLE-terminal to "H" level, all output (OUT0~7) do off.

#### **TERMINAL DESCRIPTION**

PIN No.		PIN NAME	FUNCTION		
P-type	F-type	PIIN INAIVIE	FUNCTION		
1	1	GND	GND terminal for control logic.		
2	2	SERIAL-IN	Input terminal of a serial-data for shift-register.		
3	3	CLOCK	Input terminal of a clock for data shift to up-edge.		
4	5	LATCH	Input terminal of a data strobe. Latches passes data with "H"		
			level input of LATCH-terminal, and hold data with "L" level input.		
7~14	19~16	OUT0~7	Output terminals.		
17	21	ENABLE	Input terminal of output enable. All outputs (OUT0 $\sim$ 7) do off with "H" level input of $\overline{\text{ENABLE}}$ -terminal, and do on with "L"		
			level input.		
16	20	SERIAL-OUT2	Output terminal of a serial-data for next SERIAL-IN terminal.		
18	22	SERIAL-OUT1	Output terminal of a serial-data for next SERIAL-IN terminal.		
19	23	R-EXT	Input terminal of connects with a resister for to set up all output		
19	19   23   R-E		current.		
20	24	$V_{DD}$	5 V Supply voltage terminal		
6, 15	7, 18	Vcc	0~17 V Supply voltage terminal for LED		
5	4, 6, 8, 17, 19	NC	NO CONNECTION		

#### TRUTH TABLE


CLOCK	LATCH	ENABLE	SERIAL-IN	OUT0 ··· OUT3 ··· OUT7	SERIAL-OUT1	SERIAL-OUT2
UP	Н	L	D <sub>n</sub>	D <sub>n</sub> D <sub>n-3</sub> D <sub>n-7</sub>	D <sub>n-7</sub>	D <sub>n-8</sub>
DOWN	Н	L	D <sub>n</sub>	$D_n$ ··· $D_{n-3}$ ··· $D_{n-7}$	No change	D <sub>n-7</sub>
UP	L	L	D <sub>n + 1</sub>	No change (data hold)	D <sub>n-6</sub>	No change
DOWN	L	L	D <sub>n + 1</sub>	No change (data hold)	No change	D <sub>n-6</sub>
No Edge	Н	L	D <sub>n + 1</sub>	$D_{n+1} \cdots D_{n-2} \cdots D_{n-6}$	No change	No change
No Edge	Х	Н	D <sub>n + 1</sub>	Off	D <sub>n-6</sub>	No change

(Note) : OUT0 $\sim$ 7 = on in case of D<sub>n</sub> = "H" level and OUT0 $\sim$ 7 = off in case of D<sub>n</sub> = "L" level.


A resistor is connected with R-EXT and GND accompanied with outside, and it is necessary that a correct power supply voltage is supplied.

#### **EQUIVALENT CIRCUIT OF INPUTS AND OUTPUTS**

1. ENABLE, LATCH, CLOCK & SERIAL-IN terminal



#### 2. SERIAL-OUT terminal



#### MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	$V_{DD}$	0~7.0	V
Supply Voltage for LED	Vcc	0~17	V
Input Voltage	VIN	-0.4~V <sub>DD</sub> + 0.4	V
Output Current	lout	- 90	mA
Output Voltage	tput Voltage V <sub>CE</sub>		V
Clock Frequency	fcK	15	MHz
GND Terminal Current	Current I <sub>VCC</sub> 720		mA
		1.47 (P-type : FREE AIR, Ta = 25°C)	
Power Dissipation (Note)	PD	0.83 (F-type : ON PCB, Ta = 25°C)	w
		0.60 (F-type : FREE AIR, Ta = 25°C)	
Operating Temperature	T <sub>opr</sub>	- 40~85	
Storage Temperature	T <sub>stg</sub>	- 55~150	°C

(Note) : P-type : Ambient temperature delated above 25°C in the proportion of 12.5 mW/°C F-type : Ambient temperature delated above 25°C in the proportion of 6.7 mW/°C

On PCB (50  $\times$  50  $\times$  1.6 mm Cu 30%).

## **RECOMMENDED OPERATING CONDITION** ( $V_{DD} = 5 \text{ V}$ , Ta = $-40 \sim 85^{\circ}\text{C}$ unless otherwise noted)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
		TEST CONDITION				
Supply Voltage	$V_{DD}$	_	4.5	5.0	5.5	V
Supply Voltage for LED	Vcc	GND standard	0	_	17	V
Output Voltage	Vout	V <sub>CC</sub> standard	3	_	- 17	V
	lout	OUTn、DC 1 circuit	<b>–</b> 5	_	- 78	mA
Output Current	IOH	SERIAL-OUT1, 2	_	_	1.0	
	lOL	SERIAL-OUT1, 2	_	_	- 1.0	
	V		0.7		$V_{DD}$	- V
Innut Valtage	V <sub>IH</sub>		$V_{DD}$	_	+ 0.3	
Input Voltage	V <sub>IL</sub>		- 0.3	_	0.3	
					$V_{DD}$	
LATCH Pulse Width	t <sub>w LAT</sub>	$V_{DD} = 4.5 \sim 5.5 \text{ V}$	100	_	_	ns
CLOCK Pulse Width	<sup>t</sup> w CLK		50	_	_	ns
ENABLE Pulse Width	t <sub>w EN</sub>		1000	_	_	ns
Set-Up Time	t <sub>setup</sub>		100	_	_	ns
Hold Time	thold		100	_	_	ns
Clock Frequency	fCLK	Cascade operation	_	_	10.0	MHz
B Bistouti		P-type: ON PCB, Ta = 85°C	_	— — 0.7		١٨/
Power Dissipation	PD	F-type : ON PCB, Ta = 85°C	_	_	0.39	W


# **ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 17 \text{ V}, V_{DD} = 5 \text{ V}, Ta = 25^{\circ}\text{C}$ unless otherwise noted)

		, ,,		, <u>JU</u>					
CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Input	"H" Level	V <sub>IH</sub>	_	_	0.7 V <sub>DD</sub>	_	V <sub>DD</sub>	٧	
Voltage	"L" Level	$V_{IL}$	_	_	GND	_	0.3 V <sub>DD</sub>		
Output Lea	akage	ILEAK	_	V <sub>CC</sub> = 17.0 V	_	_	- 10	$\mu$ A	
Output	S-OUT	VOL	_	I <sub>OL</sub> = 1.0 mA	_	_	0.4	V	
Voltage	3-001	Voн	_	$I_{OH} = -1.0 \text{ mA}$	4.6	_	_	V	
Output Cu	rrent 1	<sup>I</sup> OL1	_	$V_{OUT} = R_{EXT} = 360 \Omega$ - 15.0 V (Include skew)	- 66.3	- 78.0	- 89.7	mA	
	Current Skew	∆lOL1	_	I <sub>OL</sub> = -78 mA	_	± 1.5	± 6.0	%	
Supply Vol Regulation	- 1	%/V <sub>DD</sub>	_	$R_{EXT} = 360 \Omega$ , $T_{A} = -40 \sim 85 ^{\circ} C$	_	1.5	5.0	% / V	
Supply	"OFF"	IDD (off)	_	R <sub>EXT</sub> = OPEN, OUT0~7 = off	_	0.6	1.2		
Supply Current 1	"ON"	I <sub>DD</sub> (on)	_	$R_{EXT} = 360 \Omega$ , DATA = "H" OUT0~7 = on	5.7	7.0	8.3	mA	
Supply	"OFF"	ICC (off)		R <sub>EXT</sub> = 360 $\Omega$ , ALL DATA = "L" OUT0~7 = off	_	0	2	mA	
Current 2	"ON"	ICC (on)		$R_{EXT}$ = 360 Ω, ALL DATA = "H" OUT0~7 = on	600	700	800	IIIA	


## **SWITCHING CHARACTERISTICS** (Ta = 25°C, unless otherwise noted)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Duamanatian	CLK-OUTn				_	450	_	
Propagation Delay Time	LATCH-OUTn	<b>+</b>			_	450	_	nc l
("L" to "H")	ENABLE-OUTn	t <sub>pLH</sub>	_		_	450	_	ns
	CLK-SOUT				_	30	70	
Dranagation	CLK-OUTn			5-11/2 1 1	_	200	_	ns
Propagation Delay Time	LATCH-OUTn	<b>4</b>		{CLK, LATCH & ENABLE	_	200	_	
("H" to "L")	ENABLE-OUTn	t <sub>pHL</sub>		to $t_{pLH}$ & $t_{pHL}$ : 50% to 50%} $V_{DD}$ = 5.0 V, $V_{LED}$ = 17.0 V $V_{OUT}$ = -15.0 V	_	200	_	
(11 to 1)	CLK-SOUT				_	30	70	
Pulse Width	CLK	t <sub>w CLK</sub> , CLK	_		_	20	30	
Pulse Width	LATCH		_		_	10	25	115
Set-Up Time for LATCH & CLOCK		t <sub>setup</sub>	_	V <sub>IH</sub> = V <sub>DD</sub> V <sub>IL</sub> = GND	_	25	50	ns
Hold Time for LATCH & CLOCK		<sup>t</sup> hold	_	$R_{EXT} = 360 \Omega$	_	0	30	ns
Maximum CLOCK Rise Time		t <sub>r</sub>	_		_	_	10	μs
Maximum CLOCK Fall Time   t		tf	_				10	μs
Output Rise Time		tor	_		150	300	600	ns
Output Fall 7	Гіте	tof	_		150	300	600	ns

#### DC CHARACTERISTICS TEST CIRCUIT




#### **AC CHARACTERISTICS TEST CIRCUIT**




#### **TIMING WAVEFORM**


#### 1. CLOCK-SERIAL OUT, OUTn





#### 2. CLOCK-LATCH




#### 3. ENABLE-OUTn










#### LED DRIVER TB6270X SERIES APPLICATION NOTE



TOSHIBA TB62710P/F

#### [1] Output current (IOUT)

IOUT is set by the enternal resistor (R-EXT) as shown in Fig.1.

#### [2] Total supply voltage (VLED)

This device can operate 2.0 V~2.3 V (VO).

When a higher voltage is input to the devide, the excess voltage is consumed inside the device, that leads to power dissipation.


In order to minimize power dissipation and loss, we would like to recommended to set the total supply voltage as shown below.

V<sub>LED</sub> (Total supply voltage)

= V<sub>CE</sub> (Tr V<sub>sat</sub>) + V<sub>f</sub> (LED Forward voltage) + V<sub>O</sub> (IC supply voltage)

When the total supply is too high considering the power dissipation of this devide, an additional R can decrease the supply voltage  $(V_O)$ .

#### APPLICATION (Example of dynamic lighting circuit)



#### [3] Pattern layout

This device owns only one ground pin that means signal ground pin and power ground pin are common.

If ground pattern layout contains large inductance and impedance and the voltage between ground and LATCH, CLOCK terminals exceeds 2.5 V by switching noise in operation, this device may miss-operate. So we would life you to pay attention to pattern layout to minimize inductance.

#### PRECAUTIONS for USING

Utmost care is necessary in the design of the output line,  $V_{CC}$  ( $V_{DD}$ ) and GND line since IC may be destroyed due to short-circuit between outputs, air contamination fault, or fault by improper grounding.