



Z89331

OTP DIGITAL TELEVISION CONTROLLER

FEATURES

n	Part Number	ROM (KB)	RAM* (Bytes)	Speed (MHz)
	Z89331	24	640	12

*General-Purpose

n 42-Pin SDIP Package

n 4.75- to 5.25-Volt Operating Range

n 0°C to +70°C Temperature Range

n One-Time Programmable

n Serial Interfacing I²C Port

n Fully Customized Character Set

n Character-Control and Closed-Caption Modes

n Keypad User Control

n TV Tuner Serial Interface

n Direct Video Signals

n Low-EMI Option

GENERAL DESCRIPTION

The Z89331 One-Time Programmable (OTP) Digital Television Controller is designed to provide complete audio and video control of television receivers, video recorders, and advanced on-screen display facilities. The Z89331 features a Z89C00 RISC processor core that controls on-board peripheral functions and registers using the standard processor instruction set.

Character attributes can be controlled through two modes: the on-screen display Character-Control Mode and the Closed-Caption Mode. The Character-Control Mode provides access to the full set of attribute controls, allowing the modification of attributes on a character-by-character basis. The insertion of control characters permits direction of other character attributes. Closed-caption text can be decoded directly from the composite video signal and displayed on-screen with the assistance of the processor's digital signal processing (DSP) capabilities.

The fully customized 512 character set, formatted in two 256 character banks, can be displayed with a host of display attributes that include underlining, italics, blinking, eight foreground/background colors, character position offset delay, and background transparency.

Serial interfacing with the television tuner is provided through the tuner serial port. Other serial devices, such as digital channel tuning adjustments, may be accessed through the industry-standard I²C port.

User control can be monitored through the keypad scanning port, or the 16-bit remote control capture register. Receiver functions such as color and volume can be directly controlled by eight 8-bit pulse width modulated ports.


Notes:

All Signals with a preceding front slash, "/", are active Low, e.g.: /B/W (WORD is active Low); /B/W (BYTE is active Low, only).


Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power Ground	V _{CC} GND	V _{DD} V _{SS}

GENERAL DESCRIPTION (Continued)



Functional Block Diagram



42-Pin Shrink DIP Pin Configuration

PIN DESCRIPTIONS

Z89331

Pin Name	Function	Z89331 42-Pin SDIP	Configuration	
			Direction	Reset
V _{CC}	+5 V	34	PWR	PWR
GND	0 V	13,30	PWR	PWR
IRIN	Infrared Remote Capture Input	36	I	I
ADC[5:0] ^a	4-Bit Analog to Digital Converter Input ^b	-,9,10,11,12,2,8	AI	I
PWM9	14-Bit Pulse Width Modulator Output	1,2	OD	O
PWM[8:1] ^c	8-Bit Pulse Width Modulator Output	-,-,3,4 5,6,7	OD	OD
Port0[F:0] ^d	Bit Programmable Input/Output Ports	21,-,-,-,-, 38,37,35,-,-, 15,8,40,39,11	B	I
Port1[9:0] ^e	Bit Programmable Input/Output Ports	-,16,12,20, 19,18,17,42, 41,14	B	I
MSSCL ^f	I ² C Clock I/O	41	BOD	
MSSCD ^g	I ² C Data I/O	42	BOD	I
SSCL ^h	I ² C Clock I/O	39	BOD	I
SSCD ⁱ	I ² C Data I/O	40	BOD	I
XTAL1	Crystal Oscillator Input	31	AI	AI
XTAL2	Crystal Oscillator Output	32	AO	AO
LPF	Loop Filter	29	AB	AB
HSYNC	H_Sync	26	B	I
VSYNC	V_Sync	27	B	I
/RESET	Device Reset	33	I	I
V[3:1]	OSD Video Output (Typically Drive B, G, and R Outputs)	22,23,24	O	O
Blank	OSD Blank Output	25	O	O
Half Blank ^h	OSD Half Blank Output	21	O	I
RGB Digital Outputs ⁱ	R[1:0],G[1:0], and B[1:0] Outputs of the RGB Matrix	37,14,17, 16,19,18	O	I
SCLK ^k	Internal Processor SCLK	20	O	I

Notes:

- a) ADC1 input is shared with Port 17, ADC2 input Pin is shared with Port 00. ADC3 input pin is shared with Port 05 and ADC4 input pin is shared with Port 04.
- b) ADC0 and ADC5 have a clamp circuit that facilitates Composite video input.
- c) PWM[8,7] is not available on the 42-pin DIP version.
- d) Port0[F:A] is not available on the 42-pin DIP version.

- e) Port19 is not available on the 42-pin DIP version.
- f) SCL I/O pin is shared with Port01 or Port11.
- g) SCD I/O pin is shared with Port02 or Port12.
- h) Half Blank output is a function shared with Port0F.
- i) Digital RGB outputs and the internal SCLK are shared with Port1[5:0].
- k) Internal processor SCLK is shared with Port16.

V1, V2, V3 ANALOG OUTPUT

Specifications $V_{CC} = 5.25\text{ V}$

$V_{CC} = 5.25\text{ V}$	Condition	Limit
Output Voltage	Bit = 11	3.9 V +/- 0.3 V
	Bit = 10	3.0 V +/- 0.3 V
	Bit = 01	1.8 V +/- 0.3 V
	Bit = 00	0.6 V +/- 0.3 V
Settling Time	70% of DC Level, 10pf Load	< 50 nsec

V1, V2, V3 ANALOG OUTPUT

Specifications $V_{CC} = 4.75\text{ V}$

$V_{CC} = 4.75\text{ V}$	Condition	Limit
Output Voltage	Bit = 11	3.5 V +/- 0.3 V
	Bit = 10	2.6 V +/- 0.3 V
	Bit = 01	1.6 V +/- 0.3 V
	Bit = 00	0.5 V +/- 0.3 V
Settling Time	70% of DC Level, 10pf Load	< 50 nsec

DC CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$; $V_{CC} = +4.75\text{ V}$ to $+5.25\text{ V}$

Symbol	Parameter	TA = 0° to +70°C		Typical @ 25°C	Units	Conditions
		Min	Max			
V_{IL}	Input Voltage Low	0	$0.2 V_{CC}$	1.48	V	
V_{IH}	Input Voltage High	$0.7 V_{CC}$	V_{CC}	3.0	V	
V_{HY}	Schmitt Hysteresis	$0.1 V_{CC}$		0.8	V	
V_{PU}	Maximum Pull-Up Voltage		13.2		V	[2]
V_{OL}	Output Voltage Low		0.4	0.16	V	$I_{OL} = 1.00\text{ mA}$
			0.4	0.19	V	$I_{OL} = \text{mA}, [1]$
			0.4	0.19	V	$I_{OL} = 0.75\text{ mA}, [2]$
V_{OH}	Output Voltage High	$V_{CC} - 0.4$		4.75	V	$I_{OH} = -0.75\text{ mA}$
I_{IR}	Reset Input Current		-80	-46	μA	$V_{RL} = 0\text{ V}$
I_{IL}	Input Leakage	-3.0	3.0	0.01	μA	0 V, V_{CC}
I_{OL}	Tri-State Leakage	-3.0	3.0	0.02	μA	0 V, V_{CC}

Note:

[1] Port 0, 1

[2] PWM Open-Drain

Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or non-con-

formance with some aspects of the CPS may be found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

© 1995 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave.
Campbell, CA 95008-6600
Telephone (408) 370-8000
FAX 408 370-8056
Internet: <http://www.zilog.com>