

**HM530281 Series**

Preliminary

331,776-word × 8-bit Frame Memory

T-46-35-08

**HITACHI/ LOGIC/ARRAYS/MEM**

The HM530281 series memory products provide completely asynchronous I/O and operate at the high speed of 50 MHz. A 0.8 μm CMOS process is used in their fabrication.

The HM530281 series memory products provide reset, jump, and line increment/hold pointer control functions that can be used in synchronization with independent clocks on each of the I/O ports. Memory can be accessed immediately without any waiting period after the execution of these functions.

In addition to the FIFO function, the 281 series products support an address structure that is compatible with HDTV, NTSC, and PAL standards, and can be used in a wide range of applications, such as noise reducers, TBC (time-based correction), inter-frame YC separation, and special function modes (e.g., multi-freeze, P-in-P) in the digital TV, VCR, and video camera application.

They are also appropriate for use as inter-system speed conversion buffer memories in communications systems.

**Features**

- Organization: 331,776 words × 8 bits
- Completely asynchronous operation of the serial read port and write port.
  - Internal generation of read and write addresses
  - Internal memory operation control provided on-chip
- High speed read/write cycle time: 50 MHz
- Reset, jump functions
  - Independent execution for read and write ports
  - Can be executed with arbitrary timing
  - Allow immediate access after execution (read/write) (for the jump function, when the address setup is complete)
  - Jump address specifiable in 32-word units
- 2 dimensional address
- Line increment/hold address pointer control function
- Window scan function
- Can handle HDTV, NTSC, and PAL standards
  - Line length: Up to 1152 bits (Arbitrary line lengths can also be handled by using the line reset function.)
  - Line count: Up to 324 lines
- Built-in self-refresh eliminates the need for external refresh control.
- Power supply voltage:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ .
- Low power consumption

**Ordering Information**


Product No.	Cycle time	Memory organization	Package
HM530281TT-20	20 ns	331,776 words × 8 bits <sup>2</sup>	44-pin TSOP
HM530281TT-25	25 ns	1152 dots × 288 lines × 8 bits <sup>3</sup>	(TTP-44DB)
HM530281TT-34	34 ns	1024 dots × 324 lines × 8 bits	
HM530281TT-45	45 ns		

- Notes: 1. Selectable following two kinds of addressing mode by mode pins
2. 1 dimensional addressing mode
  3. 2 dimensional addressing mode

Note: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

**HM530281 Series**

**Pin Arrangement**




**Pin functions**

Symbol	2 dim. add.	1 dim. add.
WRS	Write reset	Write reset
RRS	Read reset	Read reset
WE	Write enable	Write enable
OE	Output enable	Output enable
CGW	Write clock gate	Write clock gate
CGR	Read clock gate	Read clock gate
WAS	Write address set	Write address set
WAD	Write address	Write address
RAS	Read address set	Read address set
RAD	Read address	Read address
WLRS	Write line reset	V <sub>CC</sub> or GND
RLRS	Read line reset	V <sub>CC</sub> or GND
WWND	Write window mode	V <sub>CC</sub> or GND
RWND	Read window mode	V <sub>CC</sub> or GND
WCLR	Write clear	V <sub>CC</sub> or GND
RCLR	Read clear	V <sub>CC</sub> or GND
MODE 0 to 1	Mode selection input	Mode selection input
V <sub>CC</sub>	Power supply	Power supply
V <sub>SS</sub>	Ground	Ground
TEST0 to TEST3	Connect to ground	Connect to ground

**Pin Functions**

Symbol	Pin functions	
	2 dim. add.	1 dim. add.
Din0 to Din7	Data input	Data input
Dout0 to Dout7	Data output	Data output
WCK	Write clock	Write clock
RCK	Read clock	Read clock

Block Diagram



Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Pin voltage <sup>1</sup>	V <sub>T</sub>	-1.0 to +7.0	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature (when biased)	Tbias	-10 to +85	°C

Note: 1. The permissible values with respect to V<sub>SS</sub>.

**HM530281 Series**

HITACHI/ LOGIC/ARRAYS/MEM —

**Recommended DC Operating Conditions (Ta = 0 to +70°C)**

Item	Symbol	Min	Typ	Max	Unit
Power supply voltage	V <sub>CC</sub>	4.5	5	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input voltages	V <sub>IH</sub>	2.7	—	6.5	V
	V <sub>IL</sub>	-0.5 <sup>1</sup>	—	0.6	V

Note: 1. When the pulse width is under 10 ns, V<sub>IL</sub> min = -3.0 V.

**DC Characteristics (V<sub>CC</sub> = 5.0 V ± 10%, V<sub>SS</sub> = 0 V, Ta = 0 to +70°C)**

Item	Symbol	HM530281-20			HM530281-25			HM530281-34			HM530281-45			Unit	Test conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Operating power supply voltage	I <sub>CCA</sub>	—	110	135	—	90	120	—	70	95	—	55	75	mA	I <sub>out</sub> = 0, t <sub>WCC</sub> = t <sub>RCC</sub> = Min
Standby power supply voltage	I <sub>CCS</sub>	—	15	25	—	15	25	—	15	25	—	15	25	mA	
Input leakage current	I <sub>I</sub>	-10	—	10	-10	—	10	-10	—	10	-10	—	10	mA	V <sub>CC</sub> = 5.5 V, V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	-10	—	10	-10	—	10	-10	—	10	-10	—	10	mA	OE = V <sub>IN</sub> , V <sub>out</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output voltages	V <sub>OL</sub>	—	—	0.4	—	—	0.4	—	—	0.4	—	—	0.4	V	I <sub>OL</sub> = 2.1 mA
	V <sub>OH</sub>	2.4	—	—	2.4	—	—	2.4	—	—	2.4	—	—	V	I <sub>OH</sub> = -1.0 mA

**Capacitances**

Item	Symbol	Typ	Max	Units	Test conditions
Input capacitance	C <sub>in</sub>	—	5	pF	V <sub>in</sub> = 0 V
Output capacitance	C <sub>out</sub>	—	7	pF	V <sub>out</sub> = 0 V

Note: These parameters are sampled values, not values measured for all units.

### AC Characteristics

#### Test Conditions

- Input pulse level:  $V_{SS}$  to 3.0 V
- Input rise/fall times: 3 ns
- I/O timing reference level: 1.5 V
- Output load: 1 TTL + 50 pF (including jig and scope capacitances)

HM530281-20 HM530281-25 HM530281-34 HM530281-45

Item	Symbol	HM530281-20		HM530281-25		HM530281-34		HM530281-45		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write clock cycle time	$t_{WCC}$	20	—	25	—	34	—	45	—	ns
Write clock pulse width (high)	$t_{WC}$	8	—	10	—	12	—	15	—	ns
Write clock pulse width (low)	$t_{WCP}$	8	—	10	—	12	—	15	—	ns
WRS setup time	$t_{WRS}$	8	—	10	—	10	—	10	—	ns
WRS hold time	$t_{WRH}$	8	—	10	—	10	—	15	—	ns
Data input setup time	$t_{DS}$	5	—	5	—	5	—	5	—	ns
Data input hold time	$t_{DH}$	10	—	12	—	12	—	15	—	ns
CGW setup time	$t_{WGS}$	8	—	10	—	10	—	10	—	ns
CGW hold time	$t_{WGH}$	8	—	10	—	10	—	15	—	ns
WE setup time	$t_{WES}$	5	—	5	—	5	—	5	—	ns
WE hold time	$t_{WEH}$	10	—	12	—	12	—	15	—	ns
Read clock cycle time	$t_{RCC}$	20	—	25	—	34	—	45	—	ns
Read clock pulse width (high)	$t_{RC}$	8	—	10	—	12	—	15	—	ns
Read clock pulse width (low)	$t_{RCP}$	8	—	10	—	12	—	15	—	ns
RRS setup time	$t_{RRS}$	8	—	10	—	10	—	10	—	ns
RRS hold time	$t_{RRH}$	8	—	10	—	10	—	15	—	ns
Access time from RCK	$t_{RAC}$	—	18	—	23	—	30	—	35	ns
Output hold time	$t_{OH}$	5	—	5	—	5	—	5	—	ns
Output enable time	$t_{OLZ}$	0	—	0	—	0	—	0	—	ns
Output enable access time	$t_{OAC}$	—	18	—	20	—	25	—	25	ns
Output disable time	$t_{OHZ}$	0	15	0	18	0	20	0	20	ns

**HM530281 Series**

HITACHI/ LOGIC/ARRAYS/MEM

**AC Characteristics (cont)**

Item	Symbol	HM530281-20		HM530281-25		HM530281-34		HM530281-45		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
CGR setup time	$t_{RGS}$	8	—	10	—	10	—	10	—	ns
CGR hold time	$t_{RGH}$	8	—	10	—	10	—	15	—	ns
WAS setup time	$t_{WSS}$	8	—	10	—	10	—	10	—	ns
WAS hold time	$t_{WSH}$	8	—	10	—	10	—	15	—	ns
RAS setup time	$t_{RSS}$	8	—	10	—	10	—	10	—	ns
RAS hold time	$t_{RSH}$	8	—	10	—	10	—	15	—	ns
Write address input setup time	$t_{WAS}$	5	—	5	—	5	—	5	—	ns
Write address input hold time	$t_{WAH}$	10	—	12	—	12	—	15	—	ns
Read address input setup time	$t_{RAS}$	5	—	5	—	5	—	5	—	ns
Read address input hold time	$t_{RAH}$	10	—	12	—	12	—	15	—	ns
WLRS setup time	$t_{WLS}$	8	—	10	—	10	—	10	—	ns
WLRS hold time	$t_{WLH}$	8	—	10	—	10	—	15	—	ns
RLRS setup time	$t_{RLS}$	8	—	10	—	10	—	10	—	ns
RLRS hold time	$t_{RLH}$	8	—	10	—	10	—	15	—	ns
WCLR setup time	$t_{WCLS}$	8	—	10	—	10	—	10	—	ns
WCLR hold time	$t_{WCLH}$	8	—	10	—	10	—	15	—	ns
RCLR setup time	$t_{RCLS}$	8	—	10	—	10	—	10	—	ns
RCLR hold time	$t_{RCLH}$	8	—	10	—	10	—	15	—	ns
WWND setup time	$t_{WWDS}$	8	—	10	—	10	—	10	—	ns
WWND hold time	$t_{WWDH}$	8	—	10	—	10	—	15	—	ns
RWND setup time	$t_{RWDS}$	8	—	10	—	10	—	10	—	ns
RWND hold time	$t_{RWDH}$	8	—	10	—	10	—	15	—	ns

## Input and Output Pin Functions

**D<sub>IN</sub>0 to D<sub>IN</sub>7 (data input) Input:** The D<sub>IN</sub> pins input 8 bits of data. Data is input on the rising edge of the cycle of WCK that follows a low level on both  $\overline{CGW}$  and  $\overline{WE}$ .

**D<sub>OUT</sub>0 to D<sub>OUT</sub>7 (data output) Output:** The D<sub>OUT</sub> pins output 8 bits of data. Data output is synchronized with the RCK clock, and the access time is specified from the rising edge of the RCK cycle.

**WCK (write clock) Input:** WCK is the write clock input pin. The input of write data is synchronized with this clock.

Write data is input on the rising edge of the cycle of WCK that follows a low level on both  $\overline{CGW}$  and  $\overline{WE}$ , and when  $\overline{CGW}$  is low, the internal write address pointer is incremented at the same time.

Input of the write jump address is also synchronized with this clock. The 14 bits of the write jump address are read in sequentially from the WCK cycle that set  $\overline{WAS}$  low, irrespective of write data acquisition.

**RCK (read clock) Input:** RCK is the read clock input pin. Read data is output in synchronization with this clock when both  $\overline{CGR}$  and  $\overline{OE}$  are low, and when  $\overline{CGR}$  is low, the internal read address pointer is incremented at the same time.

Input of the read jump address is also synchronized with this clock. The read jump address is read in sequentially starting at the RCK cycle in which  $\overline{RAS}$  was set low, independently of read data output.

**$\overline{WRS}$  (write address pointer reset) Input:**  $\overline{WRS}$  is a reset signal input that resets the write address pointer to 0 when  $\overline{WAS}$  and  $\overline{WLRS}$  are high, resets to the head of the line currently being written when  $\overline{WAS}$  is high and  $\overline{WLRS}$  is low, and jumps to the preset write jump address when  $\overline{WAS}$  is low. \*1

Only the falling edge of this reset input is detected, and, on the first WCK cycle following that falling edge, a write cycle to the set address is started

immediately. Note that this reset operation is performed regardless of the values of  $\overline{CGW}$  and  $\overline{WE}$ .

**$\overline{RRS}$  (read address pointer reset) Input:**  $\overline{RRS}$  is a reset signal input that resets the read address pointer to 0 when  $\overline{RAS}$  and  $\overline{RLRS}$  are high, resets to the start of the line currently being read when  $\overline{RAS}$  is high and  $\overline{RLRS}$  is low, and jumps to the read jump address when  $\overline{RAS}$  is low. \*1

Only the falling edge of this reset input is detected, and, on the first RCK cycle following that falling edge, a read cycle at the set address is started immediately. Note that this reset operation is performed regardless of the levels of  $\overline{CGR}$  and  $\overline{OE}$ .

**$\overline{WE}$  (write enable) Input:**  $\overline{WE}$  is an input signal that controls the enabling/disabling of the data input pins. When  $\overline{WE}$  is low, input data is acquired on the WCK cycle, and when  $\overline{WE}$  is high, data input is disabled and the previous memory data is maintained.

Note that the write address pointer is incremented by the WCK write clock without regard for the level of  $\overline{WE}$ .

**$\overline{OE}$  (output enable) Input:**  $\overline{OE}$  is an input signal that enables/disables the data output pins. When  $\overline{OE}$  is low, data output is enabled, and when high, data output is disabled and the output pins go to the high impedance state.

Note that the read address pointer is incremented by the RCK read clock without regard for the level of  $\overline{OE}$ . Therefore, data can be jumped over during read simply by disabling output with  $\overline{OE}$ .

**$\overline{CGW}$  (clock gate for write) Input:**  $\overline{CGW}$  is an input signal that enables/disables incrementing of the internal write address pointer. When  $\overline{CGW}$  is low, the write address pointer is incremented in synchronization with the WCK write clock, and when high, incrementing is stopped. Therefore time axis compression can be easily implemented without stopping the write clock by using  $\overline{CGW}$ .

**$\overline{CGR}$  (clock gate for read) Input:**  $\overline{CGR}$  is an input signal that enables/disables incrementing of the internal read address pointer. When  $\overline{CGR}$  is

## HM530281 Series

## HITACHI/ LOGIC/ARRAYS/MEM

low, the read address pointer is incremented in synchronization with the RCK read clock, and when high, incrementing is stopped. Therefore time axis expansion can be easily implemented without stopping the read clock by using  $\overline{\text{CGR}}$ .

**$\overline{\text{WAS}}$  (write address set and jump) Input:**  $\overline{\text{WAS}}$  is an input signal that initiates write jump address input when  $\overline{\text{WRS}}$  is high and jumps to the previously input write jump address when  $\overline{\text{WRS}}$  is low. The falling edge of this input signal is detected, and either a write jump address input is initiated or a jump to the previously input write jump address is executed on the first WCK cycle following the fall of  $\overline{\text{WAS}}$ .

Note that this operating is executed without regard for the levels of  $\overline{\text{CGW}}$  and  $\overline{\text{WE}}$ .

**WAD (write jump address) Input:** WAD is the input pin for the write jump address. The 14/15 bits of the write jump address are read in sequentially from the high order bit, starting at the WCK cycle (when  $\overline{\text{WRS}}$  was high) in which  $\overline{\text{WAS}}$  was set low.\*2

**$\overline{\text{RAS}}$  (read address set and jump) Input:**  $\overline{\text{RAS}}$  is an input signal that initiates read jump address input when  $\overline{\text{RRS}}$  is high and jumps to the previously input read jump address when  $\overline{\text{RRS}}$  is low. The falling edge of this input signal is detected, and either the read jump address input is initiated or the jump to the previously input read jump address is executed on the first WCK cycle following the fall on  $\overline{\text{RAS}}$ .

Note that operation is executed without regard for the levels of  $\overline{\text{CGR}}$  and  $\overline{\text{OE}}$ .

**RAD (read jump address) Input:** RAD is the input pin for the read jump address. The 14/15 bits of the write jump address are read in sequentially from the high order bit, starting at the RCK cycle (when  $\overline{\text{RRS}}$  was high) in which  $\overline{\text{RAS}}$  was set low.\*2

**$\overline{\text{WLRS}}$  (write line reset) Input (in 2 dimensional addressing mode):**  $\overline{\text{WLRS}}$  is an input pin for resetting the write address pointer to the start of the line from an arbitrary dot for each line.\*3 Only the falling edge of this signal is detected, and, on the

first WCK cycle following that falling edge, the write address pointer is set to the head of the next line when  $\overline{\text{WRS}}$  is high, and to head of the current line when  $\overline{\text{WRS}}$  is low.\*3 Note that this reset operation is performed regardless of the levels of  $\overline{\text{CGW}}$  and  $\overline{\text{WE}}$ .

**$\overline{\text{RLRS}}$  (read line reset) Input (in 2 dimensional addressing mode):**  $\overline{\text{RLRS}}$  is an input pin for resetting the read address pointer to the start of the line from an arbitrary dot for each line.\*3 Only the falling edge of this signal is detected, and, on the first RCK cycle following that falling edge, the write address pointer is set to the head of the next line when  $\overline{\text{RRS}}$  is high, and to head of the current line when  $\overline{\text{RRS}}$  is low.\*3 Note that this reset operation is performed regardless of the levels of  $\overline{\text{CGR}}$  and  $\overline{\text{OE}}$ .

**$\overline{\text{WWND}}$  (write window scan) Input (in 2 dimensional addressing mode):**  $\overline{\text{WWND}}$  is an input signal that specifies the use of the window scan function. When executing a write jump with  $\overline{\text{WRS}}$  and  $\overline{\text{WAS}}$  low, if  $\overline{\text{WWND}}$  is set low at the same time, a scan of the window region that takes that write jump address as its starting point will begin (see note below).

**$\overline{\text{RWND}}$  (read window scan) Input (in 2 dimensional addressing mode):**  $\overline{\text{RWND}}$  is an input signal that specifies the use of the window scan function. When executing a read jump with  $\overline{\text{RRS}}$  and  $\overline{\text{RAS}}$  low, if  $\overline{\text{RWND}}$  is set low at the same time, a scan of the window region that takes that read jump address as its starting point will begin.\*4

**$\overline{\text{WCLR}}$  (write clear) Input:**  $\overline{\text{WCLR}}$  is an input signal that, independently of the levels on all other input pins, resets the write address pointer to 0 and clears the window scan function. This function is executed immediately in the WCK cycle in which  $\overline{\text{WCLR}}$  was set low. This clear operation should also be performed after applying power to the HM530281.

**$\overline{\text{RCLR}}$  (read clear) Input:**  $\overline{\text{RCLR}}$  is an input signal that, independently of the levels on all other input pins, resets the read address pointer to 0 and clears the window scan function. This function is executed immediately in the RCK cycle in which



RCLR was set low. This clear operation should also be performed after applying power to the HM530281.

Notes: 1. The reset destination in window scan mode changes as follows.

Reset to 0: Reset to the window start.

Reset to line start: Reset to the point at the left edge of the window for the line

Addressing mode	Address structure	Input address
1 dim. add. (FIFO)	0 to 10,367 blocks	Address bits A <sub>13</sub> to A <sub>0</sub>
2 dim. add. (1)	32 horizontal blocks by 324 vertical lines	Line address bits V <sub>8</sub> to V <sub>0</sub> , horizontal address bits H <sub>4</sub> to H <sub>0</sub>
2 dim. add. (2)	36 horizontal blocks by 288 vertical lines.	Line address bits V <sub>8</sub> to V <sub>0</sub> , horizontal address bits H <sub>5</sub> to H <sub>0</sub>

3. When window scan mode is set, the reset is to the point at the left edge of the window for the line.

4. When window scan is set, the horizontal address of the pointer reset destination when increment/hold is executed will be the left edge of the window. Also, when a reset is executed, the pointer will be reset to the starting point of the window.

Thus it is possible to scan arbitrary window regions within the screen independently for read and write by using these line reset and reset functions.

### Memory Structure

The memory is organized as 331,776 words of 8 bits each, and these words can be accessed sequentially, since the address pointer can be incremented by inputting a clock signal. Addresses are allocated corresponding to 32 word blocks.

The mode pins switch between the three addressing modes shown below.

Mode 0	Mode 1	Addressing mode	Address structure	Capacity
0	0	1 dim. add. (FIFO)	0 to 10,367 blocks	331,776 words
1	0	2 dim. add. (1)	32 horizontal blocks by 324 vertical lines	1024 dots by 324 lines
0	1	2 dim. add. (2)	36 horizontal blocks by 288 vertical lines	1152 dots by 288 lines

Notes: 1. In 1 dimensional addressing mode, blocks 0 to 10367 are accessed cyclically.  
 2. In the 2 dimensional addressing modes, the line head can be reset at an arbitrary dot on each line.

**HM530281 Series** HITACHI/ LOGIC/ARRAYS/MEM

**Operations**

**Write**

**Write operation:** When the  $\overline{WE}$  and  $\overline{CGW}$  inputs are low, 8 bits of write data are input in synchronization with the WCK clock. The input data is read in to the word indicated by the address pointer on the next rising edge of the WCK cycle. This allows read data and write data to be handled with the same clock, and cascade connections to be easily implemented.

**Reset operations (write):** By setting  $\overline{WRS}$  low, the write address pointer can be set immediately on that WCK cycle to the address 0 block head.

**Address pointer increment operations (write):** The write address pointer is incremented in synchronization with WCK when  $\overline{CGW}$  is low.

It is possible to apply a write mask in WCK clock units by setting the  $\overline{WE}$  input high. In this case, the previous memory data will be retained. The write address pointer increment function can be stopped by setting the  $\overline{CGW}$  input high. This allows time axis compression to be implemented easily.

If the reset interval specifications are met (see Notes 8 and 9), the write reset operation can be performed on an arbitrary WCK clock cycle without regard for the levels of the  $\overline{WE}$  and  $\overline{CGW}$  inputs.

**$\overline{WE}$  and  $\overline{CGW}$  Input Level, Write Address Pointer, and Data Input State Relationship**

WCK rising edge		Internal write address pointer	Data input
$\overline{CGW}$	$\overline{WE}$		
L	L	Incremented	enable
L	H		disable (memory data is retained)
H	—	Stopped	

Note: Data is input when the  $\overline{WE}$  input is low.

**Read**

**Read operation:** 8 bits of read data are output in synchronization with the RCK clock when the  $\overline{OE}$  and  $\overline{CGR}$  inputs are low. The access time is stipulated from the rising edge of the RCK clock.

**Reset operations (read):** By setting  $\overline{RRS}$  low, the read address pointer can be set immediately on that RCK cycle to address 0 and the data will then be output.

**Address pointer increment operations (read):** The read address pointer is incremented in synchronization with RCK when  $\overline{CGR}$  is low.

Data outputs go to the high impedance state when the  $\overline{OE}$  input is set high. The reset address pointer increment function can be stopped by setting the  $\overline{CGR}$  input high. This allows time axis expansion to be implemented easily.

If the reset interval specifications are met (see Notes 7), the write reset operation can be performed on an arbitrary RCK clock cycle without regard for the levels of the  $\overline{OE}$  and  $\overline{CGR}$  inputs.

**Relation Between the  $\overline{OE}$  and  $\overline{CGR}$  Input Levels and the Read Address Pointer and Data Output States**

RCK rising edge		Internal read address pointer	Data output
$\overline{CGR}$	$\overline{OE}$		
L	L	Incremented	Output
L	H		High impedance
H	L	Stopped	Output data held
H	H		High impedance

Note: Data is input when the  $\overline{OE}$  input is low.

**Line Reset (independent functions for read and write, in 2 dimensional addressing modes)**

When the 281 series products are used in 2 dimensional addressing modes, the line length can be set to be either 1024 dots (2 dimensional (1)) or 1152 dots (2 dimensional (2)). In these modes, after accessing the data at the last dot (address) on each line, address pointer incrementing is stopped. Access is restarted at either the first dot at the head of the next line or at the first dot at the head of the current line by executing either a line increment or a line hold, respectively. Also, since these line reset operations can be executed at any arbitrary point in the middle of a line, an arbitrary line length (of between 64 dots and the actual line length) can be realized.

**Line increment operation:** The read and write line increment operations are executed by setting  $\overline{RLRS}$  low and  $\overline{RRS}$  high, and setting  $\overline{WLRs}$  low and  $\overline{WRS}$  high respectively. When these operations are executed, the next access goes immediately to the starting dot of the next line.

**Line hold operation:** The read and write line hold operations are executed by setting  $\overline{RLRS}$  and  $\overline{RRS}$  low, and setting  $\overline{WLRs}$  and  $\overline{WRS}$  low respectively. When these operations are executed, the next access goes immediately to the starting dot of the current line. Note that the read line hold operation is invalid on the first line following a 0 reset or jump. In this case, the same effect can be achieved by re-executing the reset or jump operation (resetting only the H address to 0).

If the reset interval specifications are met (see Notes on Usage 1 to 3), the line reset operation can be performed on an arbitrary RCK clock cycle without regard for the levels of the  $\overline{OE}$ ,  $\overline{CGR}$ ,  $\overline{WE}$ , and  $\overline{CGW}$  inputs.

**Jump (independent functions for read and write)**

It is possible to set the address pointer to the start address of an arbitrary block in 32 word units. After initializing a jump address setup for read and/or write, after 64 WCK or 64 RCK cycles, it is possible to execute a jump to that address (random

access in 32 word by 8 bit units) independently for read and write.

**Jump address setup:** The read and write jump addresses are serially input independently from the RAD and WAD pins in synchronization with the RCK and WCK clock inputs respectively. Address input start is enabled by setting the  $\overline{RAS}$  and/or  $\overline{WAS}$  inputs low for read and write respectively, and 14/15 bits of jump address are input sequentially starting with that cycle.\*10 Note that the read and write operations can continue independently of this address input operation.

Following the start of address input, it is possible to mask the input of address bits below an arbitrary bit position by returning  $\overline{RAS}$  or  $\overline{WAS}$  to the high level at the desired bit position. This can be convenient in applications that need to jump a fixed interval, since the low order bits of the address will be fixed. When all 14 bits of an address are to be input, be sure to hold  $\overline{RAS}$  and  $\overline{WAS}$  low for the full 14-clock period.

**Jump operation:** The jump operation is executed by setting  $\overline{RRS}$  and  $\overline{RAS}$  low for read, and by setting  $\overline{WRS}$  and  $\overline{WAS}$  low for write, and the address set is accessed immediately from that RCK or WCK cycle. Note that as long as the interval specifications listed in Notes 7 to 9 are met, the jump operation can be executed on any RCK or WCK cycle without regard for the values of  $\overline{OE}$  and  $\overline{CGR}$  on read, and  $\overline{WE}$  and  $\overline{CGW}$  on write.

**Window Scan (independent functions for read and write)**

The window scan function can be used with either the 2 dimensional (1) or (2) addressing modes, and is a function which scans a rectangular region with an arbitrary starting point. The jump address setup function (see Jump address setup above) is used to specify the starting point

**Initiating window scan:** The window scan function is started by setting  $\overline{WWIND}$  to low for read or  $\overline{RWIND}$  low for write, and executing a read or write jump operation (see Jump operation above). Window scan will start immediately from that cycle.

**HM530281 Series** HITACHI/ LOGIC/ARRAYS/MEM


**Window scan operation:** When the window scan function is started, one of the functions described below will be executed independently for read and write.\*11

Also note that as long as the interval conditions listed in Notes 7 to 9 are met, these operations can be executed at arbitrary dots without regard for the address block organization.


**Clearing window scan:** The window scan function is turned off either by executing a reset or jump with RWIND (for read) or WWIND (for write) set high, or by executing the clear operation described in section Clear below.

Operation	Address pointer control
Reset	Reset to the first dot at the start of the window.
Line increment	Reset to the first dot at the left edge of the window on the next line.
Line hold	Reset to the first dot at the left edge of the window on the current line.

**Overview of the window scan operation:**



## Starting and clearing window scan:

**Clear (independent functions for read and write)**

The clear function both resets the address pointer to 0 without regard for the value on any other pin, and if window mode is set, clears window mode.

**Clear Operation:** The clear operation can be executed on any cycle by setting the  $\overline{\text{RCLR}}$  pin low for read and the  $\overline{\text{WCLR}}$  pin low for write. The data input following a write clear is valid data. If the interval conditions listed in Notes 7 to 9 are met by the operations including the clear operation, then the data preceding the clear operation will also be valid data.

However, note that read system resets (reset, jump, line reset, clear) and the read address setup operation cannot be executed for consecutive RCK clock cycles. Similarly, write system resets (reset, jump, line reset, clear) and the write address setup operation cannot be executed for consecutive WCK clock cycles.

**Access of New and Previous Data**

**New data access (follow-up read out of data currently being written):** Written data can be read out 160 WCK cycles after it is written. However, it is necessary to execute the read jump address setup operation outside the time period between 32 WCK cycles before write to that address is started and 32 WCK cycles after write to that address is completed.

- It is also possible to read out the new data when jumping to an address at least 160 WCK clock cycles after write to that address was started. Note that in this case, there is more than enough time for the read jump address setup operation even if it is begun 32 or more clock cycles after the completion of the write operation.

**Previous data access (reading out data prior to that of the current write operation):** The previous data can be read out up to 32 WCK clock cycles after the write operation.

**HM530281 Series****HITACHI/ LOGIC/ARRAYS/MEM**

Therefore, these memories can be used to provide delay times of between 160 and 331,808 (331,776 + 32) clock cycles.

**Power On**

Wait at least 100  $\mu$ s after power-on to begin operation. At this time the write and read address pointers are undefined.

The following operation should be executed.

- $\overline{CGW}$  and  $\overline{CGR}$  should be hold low.
- Reset cycle when 1 dimensional addressing mode.
- Clear cycle when 2 dimensional addressing mode.
- Dummy cycle of over 64 WCK and 64 RCK clock cycle.

Then, initiate the desired operating mode by providing the signal input combination given by the truth tables below.

**Function Table****1 Dimensional Addressing Modes**• **Write****WCK rising edge**

<b>WRS</b>	<b>WAS</b>	<b>Operation</b>	
H	H	Normal state	In the normal state, the write address pointer is incremented in synchronization with WCK.
L	H	Reset	The write address pointer is reset to 0.
L	L	Jump	Jump to the address A to which the write address pointer is set.
H	L	Address setup	The write jump address is input.

• **Read****RCK rising edge**

<b>RRS</b>	<b>RAS</b>	<b>Operation</b>	
H	H	Normal state	In the normal state, the read address pointer is incremented in synchronization with RCK.
L	H	Reset	The read address pointer is reset to 0.
L	L	Jump	Jump to the address A to which the read address pointer is set.
H	L	Address setup	The read jump address is input.

HITACHI/ LOGIC/ARRAYS/MEM

HM530281 Series

2 Dimensional Addressing Modes (when window scan is not used)

• Write \*1

Levels at the rise of WCK					Operation			
WRS	WAS	WLRS	WWND	WCLR		Write address pointer control	Write jump address	Notes
H	H	H	H	H	Normal state	Incremented in synchronization with WCK	—	*2
L	H	H	H	H	Reset	Reset to (0, 0)	—	
L	L	H	H	H	Jump	Jump to the set address A	—	
H	L	H	H	H	Address set	—	Set	
H	H	L	H	H	Line increment	Reset to the first bit of the next line	—	*2
L	H	L	H	H	Line hold	Reset to the first bit of the current line	—	*2
—	—	—	—	L	Clear	Reset to (0, 0)	—	

(—: Don't care)

• Read \*1

Levels at the rise of WCK					Operation			
RRS	RAS	RLRS	RWND	RCLR		Read address pointer control	Read jump address	Notes
H	H	H	H	H	Normal state	Incremented in synchronization with RCK	—	*3
L	H	H	H	H	Reset	Reset to (0, 0)	—	
L	L	H	H	H	Jump	Jump to the set address A	—	
H	L	H	H	H	Address set	—	Set	
H	H	L	H	H	Line increment	Reset to the first bit of the next line	—	*3
L	H	L	H	H	Line hold	Reset to the first bit of the current line	—	*3
—	—	—	—	L	Clear	Reset to (0, 0)	—	

(—: Don't care)

**HM530281 Series**

**HITACHI/ LOGIC/ARRAYS/MEM**

**2 Dimensional Address Modes (when window scan is not used)**

- Write

Levels at the rise of WCK					Operation	Write address pointer control		Write jump address	Window mode after execution	Notes
						Window mode off	Window mode on			
WRS	WAS	WLRS	WWND	WCLR	Reset	Reset to (0, 0)	—	Off		
H	H	H	—	H	Normal state	Incremented in synchronization with WCK	—	—	*4	
H	H	L	—	H	Line increment	To the first bit of the next line	To the left edge of the window on the next line	—	—	
L	H	L	—	H	Line hold	To the first bit of the current line	To the left edge of the window on the current line	—	—	
H	L	H	—	H	Address set	—	Set	—		
L	L	H	H	H	Jump	Jump to the set address A	—	Off		
L	L	H	L	H	Window jump	Jump to the set address A	—	On	*6	
L	H	H	L	H	Reset	Reset to the window origin point A	—	—		
—	—	—	—	L	Clear	Reset to (0, 0)	—	Off		

(—: Don't care)



## • Read

Levels at the rise of WCK					Operation					
					Read address pointer control		Read jump address	Window mode after execution	Notes	
RRS	RAS	RLRS	RWND	RCLR	Window mode off	Window mode on				
L	H	H	H	H	Reset	Reset to (0, 0)	—	Off		
H	H	H	—	H	Normal state	Incremented in synchronization with RCK	—	—		*5
H	H	L	—	H	Line increment	To the first bit of the next line	To the left edge of the window on the next line	—	—	
L	H	L	—	H	Line hold	To the first bit of the current line	To the left edge of the window on the current line	—	—	
H	L	H	—	H	Address set	—	—	Set	—	
L	L	H	H	H	Jump	Jump to the set address A	—	—	Off	
L	L	H	L	H	Window jump	Jump to the set address A	—	—	On	*6
L	H	H	L	H	Reset	Reset to the window origin point A	—	—		
—	—	—	—	L	Clear	Reset to (0, 0)	—	—	Off	

(—: Don't care)

- Notes:
1. Hold the WCK and RWND pin high when window mode is not used.
  2. The write address pointer is incremented up to the last dot on the current line, and then stopped. Writing is started immediately from the first dot on the next line by execution of the line increment operation. Also, writing is started immediately from the first dot on the current line by execution of the line hold operation.
  3. The read address pointer is incremented up to the last dot on the current line, and then stopped. Reading is started immediately from the first dot on the next line by execution of the line increment operation. Also, reading is started immediately from the first dot on the current line by execution of the line hold operation.
  4. The write address pointer is incremented up to the last address on the line, and then stopped. Writing is started immediately from the first dot on the next line or the left edge of the window by execution of the line increment operation.
  5. The read address pointer is incremented up to the last address on the line, and then stopped. Reading is started immediately from the first dot on the next line or the left edge of the window by execution of the line increment operation.

**HM530281 Series****HITACHI/ LOGIC/ARRAYS/MEM**

6. It is possible to move directly from an old window to a new window in window mode by setting up a new jump address and executing a window setup jump operation. However, the new jump address should be input after access to the last line of the old window.
7. Read system reset (reset, jump, line reset, and clear) operations and read jump address set operations must be performed at times separated by at least 64 RCK clock cycles. (There is no absolute need to use only 32 word addressing units, and these operations can be performed on any clock cycle).
8. Write system reset operations (reset, jump, line reset, and clear) must be performed at times separated by at least 64 WCK clock cycles.
9. It is also possible to reset the write system in the middle of 32 word unit addressing. In this case, not only must the condition of note 8 be met, but furthermore, pairs of write system resets for units of less than 32 words must be separated by at least 160 WCK clock cycles. When the write system is reset at less than 32 words, the data up to the point to which the address pointer has advanced will be written, and the remaining data will retain the old values. (Note that after the completion of a write of less than 32 words, a write reset is required to write the data for the last address into the memory array.)

10. Addressing mode	Address structure	Input address
1 dim. add. (FIFO)	0 to 10,367 blocks	Address bit A13 to A0
2 dim. add. (1)	32 horizontal blocks by 324 vertical lines	Line address bits V8 to V0, horizontal address bits H4 to H0
2 dim. add. (2)	36 horizontal blocks by 288 vertical lines	Line address bits V8 to V0, horizontal address bits H5 to H0

11. Specifiable window sizes  
Horizontal: Between 64 dots and the length of the line.  
Vertical: Between 1 line and the maximum number of lines.
12. Location 0 cannot be specified as a jump address. Use a reset to access location 0.
13. Read system and write system resets are performed when  $\overline{\text{CGR}}$  and  $\overline{\text{CGW}}$  are high, respectively. The desired reset is actually executed on the first RCK or WCK clock cycle following  $\overline{\text{CGR}}$  or  $\overline{\text{CGW}}$  going low.  
However, do not input invalid reset pulses when  $\overline{\text{CGR}}$  or  $\overline{\text{CGW}}$  is high, even if RCK or WCK is low. It is possible for an invalid reset to be latched mistakenly.


**Supplement**

If the read system reset interval (at least 64 RCK clock cycles) of note 7, or the write system reset interval for less than 32 word units (and at least 160 WCK clock cycles) are not provided (see note 9), it is possible for the 32 words of data of the first address after the reset to be invalid, or for the first write of less than 32 words following the write reset to fail to occur. However, even in this case, address pointer control will function correctly, and valid data will be output for the second and following addresses. (However, in this case the condition of note 8 and the 32 clock or longer read system reset/read jump address interval must be provided.)


**Timing Waveforms**

**Write Cycle**

- Write address reset




- Write clock gate



HITACHI/ LOGIC/ARRAYS/MEM


HM530281 Series

• Write enable




Read Cycle


• Read address reset



• Read clock gate




• Output enable




Line Reset

• Write line increment




• Read line increment




**HM530281 Series**

• Write line hold




• Read line hold




**Jump Address Setup (1 Dimensional Addressing Mode)**

**• Write address setup**




**• Read address setup**




**HM530281 Series**

**Jump Address Setup (2 Dimensional Addressing Mode 1)**

- Write address setup (2 dimensional addressing: 324 line × 1024 dot mode)




- Read address setup (2 dimensional addressing: 324 line × 1024 dot mode)






Jump Address Setup (2 Dimensional Addressing Mode 2)

- Write address setup (2 dimensional addressing: 288 line × 1152 dot mode)




- Read address setup (2 dimensional addressing: 288 line × 1152 dot mode)




**HM530281 Series** HITACHI/ LOGIC/ARRAYS/MEM

• Address input mask




**Jump**

• Write jump




• Read jump




New/Previous Data Access

• New data access (address reset)




**HM530281 Series** HITACHI/ LOGIC/ARRAYS/MEM

• Previous data access (address reset)




- New data access (address jump)  
(example where the read and write jump addresses are to the same location)



**Note:** Written data can be read out 160 WCK clock cycles after it was written. However, it is necessary to execute the read jump address setup operation outside the time period between 32 WCK cycles before the start of write to that address and 32 WCK cycles after the completion of write to that address.


**HM530281 Series** HITACHI/ LOGIC/ARRAYS/MEM

- Previous data access (address jump)  
 (example when the read and write jump addresses are to the same location)




Clear

• Write clear



• Read clear



**HM530281 Series** **HITACHI/ LOGIC/ARRAYS/MEM**

**Window Scan Function**

**Combined Window Scan Example**

In window scan mode, the destination address of a jump will be the first point in the window region, and line reset and reset operate as follows.


**Line reset:** Resets to the left edge of the window on the next line.

**Reset:** Resets to the first point in the window.

In this mode, addresses are generated automatically internally, so this function is useful in applications that need to scan a window region.


Also, completely independent window regions can be scanned by the read and write systems.

Representative application examples are presented below.







Case 1: Switching Between Normal and Window A Scan



Case 2: Repeatedly Scanning Window A




Case 3: Switching from Window A Scan to Normal Scan to Window C Scan




HITACHI/ LOGIC/ARRAYS/MEM  
**HM530281 Series**

**Case 4: Switching from Window A Scan to Window B Scan to Window C Scan**




**Window Scan Timing Charts**


• **Window Jump (setup)**



• Window Jump (setup) (cont)




• Line Increment (in window mode)





HITACHI/ LOGIC/ARRAYS/MEM  
**HM530281 Series**



• **Line Increment (in window mode) (cont)**



• **Line Hold (in window mode)**





• Window Clear



**HM530281 Series** HITACHI/ LOGIC/ARRAYS/MEM

• Clear



• Reset to the Window Origin

These figures show the timing charts for resetting the address pointer to the window origin address (M, N) during window scan mode execution

